Method of fabricating semiconductor device having multiple gate dielectric layers and semiconductor device fabricated thereby

A method of fabricating a semiconductor device having multiple gate dielectric layers and a semiconductor device fabricated thereby, in which the method includes forming an isolation layer defining first and second active regions in a semiconductor substrate. A passivation layer is formed on the sub...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kang, Sung-Gun, Chu, Kang-Soo
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Kang, Sung-Gun
Chu, Kang-Soo
description A method of fabricating a semiconductor device having multiple gate dielectric layers and a semiconductor device fabricated thereby, in which the method includes forming an isolation layer defining first and second active regions in a semiconductor substrate. A passivation layer is formed on the substrate having the isolation layer. A first patterning process is carried out that etches the passivation layer on the first active region to form a first opening exposing the first active region, and a first dielectric layer is formed in the exposed first active region. A second patterning process is carried out, which etches the passivation layer on the second active region to form a second opening exposing the second active region, and a second dielectric layer is formed in the exposed second active region.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07846790</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07846790</sourcerecordid><originalsourceid>FETCH-uspatents_grants_078467903</originalsourceid><addsrcrecordid>eNqNjbEKwjAURbM4iPoP7weEgmJ1FsXFzV1ek9smkCYleS108N9tQTcHpzPcc7hL9bpDbDQUa6q5Sk6zuNBQRut0DKbXEhMZDE6DLA_z1vZeXOdBDQvIOHhomUryPCJl4mB-998DGBKLhGpcq0XNPmPz4UrR9fI437Z97iYvSH42iWcU5XF_KE_F7g_lDWTRSg8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method of fabricating semiconductor device having multiple gate dielectric layers and semiconductor device fabricated thereby</title><source>USPTO Issued Patents</source><creator>Kang, Sung-Gun ; Chu, Kang-Soo</creator><creatorcontrib>Kang, Sung-Gun ; Chu, Kang-Soo ; Samsung Electronics Co., Ltd</creatorcontrib><description>A method of fabricating a semiconductor device having multiple gate dielectric layers and a semiconductor device fabricated thereby, in which the method includes forming an isolation layer defining first and second active regions in a semiconductor substrate. A passivation layer is formed on the substrate having the isolation layer. A first patterning process is carried out that etches the passivation layer on the first active region to form a first opening exposing the first active region, and a first dielectric layer is formed in the exposed first active region. A second patterning process is carried out, which etches the passivation layer on the second active region to form a second opening exposing the second active region, and a second dielectric layer is formed in the exposed second active region.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7846790$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7846790$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kang, Sung-Gun</creatorcontrib><creatorcontrib>Chu, Kang-Soo</creatorcontrib><creatorcontrib>Samsung Electronics Co., Ltd</creatorcontrib><title>Method of fabricating semiconductor device having multiple gate dielectric layers and semiconductor device fabricated thereby</title><description>A method of fabricating a semiconductor device having multiple gate dielectric layers and a semiconductor device fabricated thereby, in which the method includes forming an isolation layer defining first and second active regions in a semiconductor substrate. A passivation layer is formed on the substrate having the isolation layer. A first patterning process is carried out that etches the passivation layer on the first active region to form a first opening exposing the first active region, and a first dielectric layer is formed in the exposed first active region. A second patterning process is carried out, which etches the passivation layer on the second active region to form a second opening exposing the second active region, and a second dielectric layer is formed in the exposed second active region.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjbEKwjAURbM4iPoP7weEgmJ1FsXFzV1ek9smkCYleS108N9tQTcHpzPcc7hL9bpDbDQUa6q5Sk6zuNBQRut0DKbXEhMZDE6DLA_z1vZeXOdBDQvIOHhomUryPCJl4mB-998DGBKLhGpcq0XNPmPz4UrR9fI437Z97iYvSH42iWcU5XF_KE_F7g_lDWTRSg8</recordid><startdate>20101207</startdate><enddate>20101207</enddate><creator>Kang, Sung-Gun</creator><creator>Chu, Kang-Soo</creator><scope>EFH</scope></search><sort><creationdate>20101207</creationdate><title>Method of fabricating semiconductor device having multiple gate dielectric layers and semiconductor device fabricated thereby</title><author>Kang, Sung-Gun ; Chu, Kang-Soo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_078467903</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Kang, Sung-Gun</creatorcontrib><creatorcontrib>Chu, Kang-Soo</creatorcontrib><creatorcontrib>Samsung Electronics Co., Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kang, Sung-Gun</au><au>Chu, Kang-Soo</au><aucorp>Samsung Electronics Co., Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method of fabricating semiconductor device having multiple gate dielectric layers and semiconductor device fabricated thereby</title><date>2010-12-07</date><risdate>2010</risdate><abstract>A method of fabricating a semiconductor device having multiple gate dielectric layers and a semiconductor device fabricated thereby, in which the method includes forming an isolation layer defining first and second active regions in a semiconductor substrate. A passivation layer is formed on the substrate having the isolation layer. A first patterning process is carried out that etches the passivation layer on the first active region to form a first opening exposing the first active region, and a first dielectric layer is formed in the exposed first active region. A second patterning process is carried out, which etches the passivation layer on the second active region to form a second opening exposing the second active region, and a second dielectric layer is formed in the exposed second active region.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07846790
source USPTO Issued Patents
title Method of fabricating semiconductor device having multiple gate dielectric layers and semiconductor device fabricated thereby
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T00%3A30%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kang,%20Sung-Gun&rft.aucorp=Samsung%20Electronics%20Co.,%20Ltd&rft.date=2010-12-07&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07846790%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true