Method for assembling a carrier for integrated circuits

Method for assembling a carrier for integrated circuits

The invention relates to a method for assembling a carrier for integrated circuits. The carrier has upper and lower parts. The method includes the steps of positioning the lower part in a bottom clamp portion retained in a bottom clamp receptacle, positioning a top clamp portion in a top clamp recep...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: O'Farrell, Stephen Richard, Waszczuk, Jan, Bernardi, David, Oste, Toby Desmond, Janos, Mark, Granger, William
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator O'Farrell, Stephen Richard
Waszczuk, Jan
Bernardi, David
Oste, Toby Desmond
Janos, Mark
Granger, William
description The invention relates to a method for assembling a carrier for integrated circuits. The carrier has upper and lower parts. The method includes the steps of positioning the lower part in a bottom clamp portion retained in a bottom clamp receptacle, positioning a top clamp portion in a top clamp receptacle, the clamp portions being configured to engage each other in a locking manner, and positioning the upper part in a first gripper. The method also features the steps of applying adhesive to at least one of the parts, pressing said upper part onto the bottom part retained by the bottom clamp receptacle with the first gripper, whilst retrieving the top clamp portion with a second gripper, and locking the top clamp portion to the bottom clamp portion with the second gripper to clamp the parts together.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07845068</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07845068</sourcerecordid><originalsourceid>FETCH-uspatents_grants_078450683</originalsourceid><addsrcrecordid>eNrjZDD3TS3JyE9RSMsvUkgsLk7NTcrJzEtXSFRITiwqykwtAktk5pWkphcllqSmKCRnFiWXZpYU8zCwpiXmFKfyQmluBgU31xBnD93S4gKgwryS4nigDhBlYG5hYmpgZmFMhBIAnWIu4g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for assembling a carrier for integrated circuits</title><source>USPTO Issued Patents</source><creator>O'Farrell, Stephen Richard ; Waszczuk, Jan ; Bernardi, David ; Oste, Toby Desmond ; Janos, Mark ; Granger, William</creator><creatorcontrib>O'Farrell, Stephen Richard ; Waszczuk, Jan ; Bernardi, David ; Oste, Toby Desmond ; Janos, Mark ; Granger, William ; Silverbrook Research Pty Ltd</creatorcontrib><description>The invention relates to a method for assembling a carrier for integrated circuits. The carrier has upper and lower parts. The method includes the steps of positioning the lower part in a bottom clamp portion retained in a bottom clamp receptacle, positioning a top clamp portion in a top clamp receptacle, the clamp portions being configured to engage each other in a locking manner, and positioning the upper part in a first gripper. The method also features the steps of applying adhesive to at least one of the parts, pressing said upper part onto the bottom part retained by the bottom clamp receptacle with the first gripper, whilst retrieving the top clamp portion with a second gripper, and locking the top clamp portion to the bottom clamp portion with the second gripper to clamp the parts together.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7845068$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7845068$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>O'Farrell, Stephen Richard</creatorcontrib><creatorcontrib>Waszczuk, Jan</creatorcontrib><creatorcontrib>Bernardi, David</creatorcontrib><creatorcontrib>Oste, Toby Desmond</creatorcontrib><creatorcontrib>Janos, Mark</creatorcontrib><creatorcontrib>Granger, William</creatorcontrib><creatorcontrib>Silverbrook Research Pty Ltd</creatorcontrib><title>Method for assembling a carrier for integrated circuits</title><description>The invention relates to a method for assembling a carrier for integrated circuits. The carrier has upper and lower parts. The method includes the steps of positioning the lower part in a bottom clamp portion retained in a bottom clamp receptacle, positioning a top clamp portion in a top clamp receptacle, the clamp portions being configured to engage each other in a locking manner, and positioning the upper part in a first gripper. The method also features the steps of applying adhesive to at least one of the parts, pressing said upper part onto the bottom part retained by the bottom clamp receptacle with the first gripper, whilst retrieving the top clamp portion with a second gripper, and locking the top clamp portion to the bottom clamp portion with the second gripper to clamp the parts together.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDD3TS3JyE9RSMsvUkgsLk7NTcrJzEtXSFRITiwqykwtAktk5pWkphcllqSmKCRnFiWXZpYU8zCwpiXmFKfyQmluBgU31xBnD93S4gKgwryS4nigDhBlYG5hYmpgZmFMhBIAnWIu4g</recordid><startdate>20101207</startdate><enddate>20101207</enddate><creator>O'Farrell, Stephen Richard</creator><creator>Waszczuk, Jan</creator><creator>Bernardi, David</creator><creator>Oste, Toby Desmond</creator><creator>Janos, Mark</creator><creator>Granger, William</creator><scope>EFH</scope></search><sort><creationdate>20101207</creationdate><title>Method for assembling a carrier for integrated circuits</title><author>O'Farrell, Stephen Richard ; Waszczuk, Jan ; Bernardi, David ; Oste, Toby Desmond ; Janos, Mark ; Granger, William</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_078450683</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>O'Farrell, Stephen Richard</creatorcontrib><creatorcontrib>Waszczuk, Jan</creatorcontrib><creatorcontrib>Bernardi, David</creatorcontrib><creatorcontrib>Oste, Toby Desmond</creatorcontrib><creatorcontrib>Janos, Mark</creatorcontrib><creatorcontrib>Granger, William</creatorcontrib><creatorcontrib>Silverbrook Research Pty Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>O'Farrell, Stephen Richard</au><au>Waszczuk, Jan</au><au>Bernardi, David</au><au>Oste, Toby Desmond</au><au>Janos, Mark</au><au>Granger, William</au><aucorp>Silverbrook Research Pty Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for assembling a carrier for integrated circuits</title><date>2010-12-07</date><risdate>2010</risdate><abstract>The invention relates to a method for assembling a carrier for integrated circuits. The carrier has upper and lower parts. The method includes the steps of positioning the lower part in a bottom clamp portion retained in a bottom clamp receptacle, positioning a top clamp portion in a top clamp receptacle, the clamp portions being configured to engage each other in a locking manner, and positioning the upper part in a first gripper. The method also features the steps of applying adhesive to at least one of the parts, pressing said upper part onto the bottom part retained by the bottom clamp receptacle with the first gripper, whilst retrieving the top clamp portion with a second gripper, and locking the top clamp portion to the bottom clamp portion with the second gripper to clamp the parts together.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07845068
source USPTO Issued Patents
title Method for assembling a carrier for integrated circuits
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T17%3A24%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=O'Farrell,%20Stephen%20Richard&rft.aucorp=Silverbrook%20Research%20Pty%20Ltd&rft.date=2010-12-07&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07845068%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true