Semiconductor device with capacitor and/or inductor and method of making

An integrated circuit has a plurality of terminals for making electrical connection to the integrated circuit. At least one device is formed adjacent an outer edge of the integrated circuit. The device includes at least one metal conductor for forming an edge seal for protecting the integrated circu...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Demircan, Ertugrul, Higman, Jack M
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Demircan, Ertugrul
Higman, Jack M
description An integrated circuit has a plurality of terminals for making electrical connection to the integrated circuit. At least one device is formed adjacent an outer edge of the integrated circuit. The device includes at least one metal conductor for forming an edge seal for protecting the integrated circuit during die singulation. The device is coupled to one or more functional circuits within the integrated circuit by routing the at least one metal conductor to the one or more functional circuits, the at least one device providing a reactance value to the one or more functional circuits for non-test operational use. The device may be formed as one or more capacitors or as one or more inductors. Various structures may be used for the capacitor and the inductor.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07820520</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07820520</sourcerecordid><originalsourceid>FETCH-uspatents_grants_078205203</originalsourceid><addsrcrecordid>eNrjZPAITs3NTM7PSylNLskvUkhJLctMTlUozyzJUEhOLEhMzgSJJual6AOpTJgqIF8hN7UkIz9FIT9NITcxOzMvnYeBNS0xpziVF0pzMyi4uYY4e-iWFhcklqTmlRTHpxclgigDcwsjA1MjA2MilAAAb_41GQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device with capacitor and/or inductor and method of making</title><source>USPTO Issued Patents</source><creator>Demircan, Ertugrul ; Higman, Jack M</creator><creatorcontrib>Demircan, Ertugrul ; Higman, Jack M ; Freescale Semiconductor, Inc</creatorcontrib><description>An integrated circuit has a plurality of terminals for making electrical connection to the integrated circuit. At least one device is formed adjacent an outer edge of the integrated circuit. The device includes at least one metal conductor for forming an edge seal for protecting the integrated circuit during die singulation. The device is coupled to one or more functional circuits within the integrated circuit by routing the at least one metal conductor to the one or more functional circuits, the at least one device providing a reactance value to the one or more functional circuits for non-test operational use. The device may be formed as one or more capacitors or as one or more inductors. Various structures may be used for the capacitor and the inductor.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7820520$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7820520$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Demircan, Ertugrul</creatorcontrib><creatorcontrib>Higman, Jack M</creatorcontrib><creatorcontrib>Freescale Semiconductor, Inc</creatorcontrib><title>Semiconductor device with capacitor and/or inductor and method of making</title><description>An integrated circuit has a plurality of terminals for making electrical connection to the integrated circuit. At least one device is formed adjacent an outer edge of the integrated circuit. The device includes at least one metal conductor for forming an edge seal for protecting the integrated circuit during die singulation. The device is coupled to one or more functional circuits within the integrated circuit by routing the at least one metal conductor to the one or more functional circuits, the at least one device providing a reactance value to the one or more functional circuits for non-test operational use. The device may be formed as one or more capacitors or as one or more inductors. Various structures may be used for the capacitor and the inductor.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZPAITs3NTM7PSylNLskvUkhJLctMTlUozyzJUEhOLEhMzgSJJual6AOpTJgqIF8hN7UkIz9FIT9NITcxOzMvnYeBNS0xpziVF0pzMyi4uYY4e-iWFhcklqTmlRTHpxclgigDcwsjA1MjA2MilAAAb_41GQ</recordid><startdate>20101026</startdate><enddate>20101026</enddate><creator>Demircan, Ertugrul</creator><creator>Higman, Jack M</creator><scope>EFH</scope></search><sort><creationdate>20101026</creationdate><title>Semiconductor device with capacitor and/or inductor and method of making</title><author>Demircan, Ertugrul ; Higman, Jack M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_078205203</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Demircan, Ertugrul</creatorcontrib><creatorcontrib>Higman, Jack M</creatorcontrib><creatorcontrib>Freescale Semiconductor, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Demircan, Ertugrul</au><au>Higman, Jack M</au><aucorp>Freescale Semiconductor, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device with capacitor and/or inductor and method of making</title><date>2010-10-26</date><risdate>2010</risdate><abstract>An integrated circuit has a plurality of terminals for making electrical connection to the integrated circuit. At least one device is formed adjacent an outer edge of the integrated circuit. The device includes at least one metal conductor for forming an edge seal for protecting the integrated circuit during die singulation. The device is coupled to one or more functional circuits within the integrated circuit by routing the at least one metal conductor to the one or more functional circuits, the at least one device providing a reactance value to the one or more functional circuits for non-test operational use. The device may be formed as one or more capacitors or as one or more inductors. Various structures may be used for the capacitor and the inductor.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07820520
source USPTO Issued Patents
title Semiconductor device with capacitor and/or inductor and method of making
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T00%3A20%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Demircan,%20Ertugrul&rft.aucorp=Freescale%20Semiconductor,%20Inc&rft.date=2010-10-26&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07820520%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true