Low overhead access to shared on-chip hardware accelerator with memory-based interfaces

Low overhead access to shared on-chip hardware accelerator with memory-based interfaces

In one embodiment, a method is contemplated. Access to a hardware accelerator is requested by a user-privileged thread. Access to the hardware accelerator is granted to the user-privileged thread by a higher-privileged thread responsive to the requesting. One or more commands are communicated to the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Spracklen, Lawrence A, Talcott, Adam R, Abraham, Santosh G, Soun, Sothea, Patel, Sanjay, Sajjadian, Farnad
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Spracklen, Lawrence A
Talcott, Adam R
Abraham, Santosh G
Soun, Sothea
Patel, Sanjay
Sajjadian, Farnad
description In one embodiment, a method is contemplated. Access to a hardware accelerator is requested by a user-privileged thread. Access to the hardware accelerator is granted to the user-privileged thread by a higher-privileged thread responsive to the requesting. One or more commands are communicated to the hardware accelerator by the user-privileged thread without intervention by higher-privileged threads and responsive to the grant of access. The one or more commands cause the hardware accelerator to perform one or more tasks. Computer readable media comprises instructions which, when executed, implement portions of the method are also contemplated in various embodiments, as is a hardware accelerator and a processor coupled to the hardware accelerator.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07809895</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07809895</sourcerecordid><originalsourceid>FETCH-uspatents_grants_078098953</originalsourceid><addsrcrecordid>eNqNjDEKAjEQRdNYiHqHuUBgQcTdWhQLS8FSxmTWBHYzy0w0eHujeACrx_s8_txcTlyAnySB0AM6R6qQGTSgkAdO1oU4QTVf6vItBhLMLFBiDjDSyPKyN9Sax5RJeqwnSzPrcVBa_bgwcNifd0f70AkzpazXu-AHzbZturbbrP9I3gwkOvo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Low overhead access to shared on-chip hardware accelerator with memory-based interfaces</title><source>USPTO Issued Patents</source><creator>Spracklen, Lawrence A ; Talcott, Adam R ; Abraham, Santosh G ; Soun, Sothea ; Patel, Sanjay ; Sajjadian, Farnad</creator><creatorcontrib>Spracklen, Lawrence A ; Talcott, Adam R ; Abraham, Santosh G ; Soun, Sothea ; Patel, Sanjay ; Sajjadian, Farnad ; Oracle America, Inc</creatorcontrib><description>In one embodiment, a method is contemplated. Access to a hardware accelerator is requested by a user-privileged thread. Access to the hardware accelerator is granted to the user-privileged thread by a higher-privileged thread responsive to the requesting. One or more commands are communicated to the hardware accelerator by the user-privileged thread without intervention by higher-privileged threads and responsive to the grant of access. The one or more commands cause the hardware accelerator to perform one or more tasks. Computer readable media comprises instructions which, when executed, implement portions of the method are also contemplated in various embodiments, as is a hardware accelerator and a processor coupled to the hardware accelerator.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7809895$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64015</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7809895$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Spracklen, Lawrence A</creatorcontrib><creatorcontrib>Talcott, Adam R</creatorcontrib><creatorcontrib>Abraham, Santosh G</creatorcontrib><creatorcontrib>Soun, Sothea</creatorcontrib><creatorcontrib>Patel, Sanjay</creatorcontrib><creatorcontrib>Sajjadian, Farnad</creatorcontrib><creatorcontrib>Oracle America, Inc</creatorcontrib><title>Low overhead access to shared on-chip hardware accelerator with memory-based interfaces</title><description>In one embodiment, a method is contemplated. Access to a hardware accelerator is requested by a user-privileged thread. Access to the hardware accelerator is granted to the user-privileged thread by a higher-privileged thread responsive to the requesting. One or more commands are communicated to the hardware accelerator by the user-privileged thread without intervention by higher-privileged threads and responsive to the grant of access. The one or more commands cause the hardware accelerator to perform one or more tasks. Computer readable media comprises instructions which, when executed, implement portions of the method are also contemplated in various embodiments, as is a hardware accelerator and a processor coupled to the hardware accelerator.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjDEKAjEQRdNYiHqHuUBgQcTdWhQLS8FSxmTWBHYzy0w0eHujeACrx_s8_txcTlyAnySB0AM6R6qQGTSgkAdO1oU4QTVf6vItBhLMLFBiDjDSyPKyN9Sax5RJeqwnSzPrcVBa_bgwcNifd0f70AkzpazXu-AHzbZturbbrP9I3gwkOvo</recordid><startdate>20101005</startdate><enddate>20101005</enddate><creator>Spracklen, Lawrence A</creator><creator>Talcott, Adam R</creator><creator>Abraham, Santosh G</creator><creator>Soun, Sothea</creator><creator>Patel, Sanjay</creator><creator>Sajjadian, Farnad</creator><scope>EFH</scope></search><sort><creationdate>20101005</creationdate><title>Low overhead access to shared on-chip hardware accelerator with memory-based interfaces</title><author>Spracklen, Lawrence A ; Talcott, Adam R ; Abraham, Santosh G ; Soun, Sothea ; Patel, Sanjay ; Sajjadian, Farnad</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_078098953</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Spracklen, Lawrence A</creatorcontrib><creatorcontrib>Talcott, Adam R</creatorcontrib><creatorcontrib>Abraham, Santosh G</creatorcontrib><creatorcontrib>Soun, Sothea</creatorcontrib><creatorcontrib>Patel, Sanjay</creatorcontrib><creatorcontrib>Sajjadian, Farnad</creatorcontrib><creatorcontrib>Oracle America, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Spracklen, Lawrence A</au><au>Talcott, Adam R</au><au>Abraham, Santosh G</au><au>Soun, Sothea</au><au>Patel, Sanjay</au><au>Sajjadian, Farnad</au><aucorp>Oracle America, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Low overhead access to shared on-chip hardware accelerator with memory-based interfaces</title><date>2010-10-05</date><risdate>2010</risdate><abstract>In one embodiment, a method is contemplated. Access to a hardware accelerator is requested by a user-privileged thread. Access to the hardware accelerator is granted to the user-privileged thread by a higher-privileged thread responsive to the requesting. One or more commands are communicated to the hardware accelerator by the user-privileged thread without intervention by higher-privileged threads and responsive to the grant of access. The one or more commands cause the hardware accelerator to perform one or more tasks. Computer readable media comprises instructions which, when executed, implement portions of the method are also contemplated in various embodiments, as is a hardware accelerator and a processor coupled to the hardware accelerator.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07809895
source USPTO Issued Patents
title Low overhead access to shared on-chip hardware accelerator with memory-based interfaces
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T22%3A09%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Spracklen,%20Lawrence%20A&rft.aucorp=Oracle%20America,%20Inc&rft.date=2010-10-05&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07809895%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true