Wiring board and semiconductor device using the same

A wiring board includes: a flexible insulating base; a plurality of conductive wirings arranged on the insulating base, end portions of the conductive wirings defining inner leads at a region where a semiconductor chip is to be mounted; and bump electrodes that are provided respectively at the inner...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Torii, Michiharu, Nagao, Kouichi, Shimoishizaka, Nozomi
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Torii, Michiharu
Nagao, Kouichi
Shimoishizaka, Nozomi
description A wiring board includes: a flexible insulating base; a plurality of conductive wirings arranged on the insulating base, end portions of the conductive wirings defining inner leads at a region where a semiconductor chip is to be mounted; and bump electrodes that are provided respectively at the inner leads of the conductive wirings. The wiring board further includes: dummy inner leads having a shape and a pitch corresponding to a shape and a pitch of the inner leads and aligned with the inner leads, the dummy inner leads being provided with dummy bump electrodes corresponding to the bump electrodes; a trunk conductive wiring provided for a group of one or an adjacent plurality of the dummy inner leads; and a branch wiring branching off from the trunk conductive wiring, the branch wiring being connected with the dummy inner leads belonging to the group corresponding to the trunk conductive wiring. Stress concentration on the inner leads during packaging of the semiconductor chip, resulting from the sparse arrangement of the electrode pads of the semiconductor chip, can be alleviated, thus suppressing a break in the inner leads.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07800913</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07800913</sourcerecordid><originalsourceid>FETCH-uspatents_grants_078009133</originalsourceid><addsrcrecordid>eNrjZDAJzyzKzEtXSMpPLEpRSMxLUShOzc1Mzs9LKU0uyS9SSEkty0xOVSgtBikqyUhVKE7MTeVhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwNzCwMDS0NiYCCUA9rYtiA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Wiring board and semiconductor device using the same</title><source>USPTO Issued Patents</source><creator>Torii, Michiharu ; Nagao, Kouichi ; Shimoishizaka, Nozomi</creator><creatorcontrib>Torii, Michiharu ; Nagao, Kouichi ; Shimoishizaka, Nozomi ; Panasonic Corporation</creatorcontrib><description>A wiring board includes: a flexible insulating base; a plurality of conductive wirings arranged on the insulating base, end portions of the conductive wirings defining inner leads at a region where a semiconductor chip is to be mounted; and bump electrodes that are provided respectively at the inner leads of the conductive wirings. The wiring board further includes: dummy inner leads having a shape and a pitch corresponding to a shape and a pitch of the inner leads and aligned with the inner leads, the dummy inner leads being provided with dummy bump electrodes corresponding to the bump electrodes; a trunk conductive wiring provided for a group of one or an adjacent plurality of the dummy inner leads; and a branch wiring branching off from the trunk conductive wiring, the branch wiring being connected with the dummy inner leads belonging to the group corresponding to the trunk conductive wiring. Stress concentration on the inner leads during packaging of the semiconductor chip, resulting from the sparse arrangement of the electrode pads of the semiconductor chip, can be alleviated, thus suppressing a break in the inner leads.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7800913$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7800913$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Torii, Michiharu</creatorcontrib><creatorcontrib>Nagao, Kouichi</creatorcontrib><creatorcontrib>Shimoishizaka, Nozomi</creatorcontrib><creatorcontrib>Panasonic Corporation</creatorcontrib><title>Wiring board and semiconductor device using the same</title><description>A wiring board includes: a flexible insulating base; a plurality of conductive wirings arranged on the insulating base, end portions of the conductive wirings defining inner leads at a region where a semiconductor chip is to be mounted; and bump electrodes that are provided respectively at the inner leads of the conductive wirings. The wiring board further includes: dummy inner leads having a shape and a pitch corresponding to a shape and a pitch of the inner leads and aligned with the inner leads, the dummy inner leads being provided with dummy bump electrodes corresponding to the bump electrodes; a trunk conductive wiring provided for a group of one or an adjacent plurality of the dummy inner leads; and a branch wiring branching off from the trunk conductive wiring, the branch wiring being connected with the dummy inner leads belonging to the group corresponding to the trunk conductive wiring. Stress concentration on the inner leads during packaging of the semiconductor chip, resulting from the sparse arrangement of the electrode pads of the semiconductor chip, can be alleviated, thus suppressing a break in the inner leads.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDAJzyzKzEtXSMpPLEpRSMxLUShOzc1Mzs9LKU0uyS9SSEkty0xOVSgtBikqyUhVKE7MTeVhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwNzCwMDS0NiYCCUA9rYtiA</recordid><startdate>20100921</startdate><enddate>20100921</enddate><creator>Torii, Michiharu</creator><creator>Nagao, Kouichi</creator><creator>Shimoishizaka, Nozomi</creator><scope>EFH</scope></search><sort><creationdate>20100921</creationdate><title>Wiring board and semiconductor device using the same</title><author>Torii, Michiharu ; Nagao, Kouichi ; Shimoishizaka, Nozomi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_078009133</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Torii, Michiharu</creatorcontrib><creatorcontrib>Nagao, Kouichi</creatorcontrib><creatorcontrib>Shimoishizaka, Nozomi</creatorcontrib><creatorcontrib>Panasonic Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Torii, Michiharu</au><au>Nagao, Kouichi</au><au>Shimoishizaka, Nozomi</au><aucorp>Panasonic Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Wiring board and semiconductor device using the same</title><date>2010-09-21</date><risdate>2010</risdate><abstract>A wiring board includes: a flexible insulating base; a plurality of conductive wirings arranged on the insulating base, end portions of the conductive wirings defining inner leads at a region where a semiconductor chip is to be mounted; and bump electrodes that are provided respectively at the inner leads of the conductive wirings. The wiring board further includes: dummy inner leads having a shape and a pitch corresponding to a shape and a pitch of the inner leads and aligned with the inner leads, the dummy inner leads being provided with dummy bump electrodes corresponding to the bump electrodes; a trunk conductive wiring provided for a group of one or an adjacent plurality of the dummy inner leads; and a branch wiring branching off from the trunk conductive wiring, the branch wiring being connected with the dummy inner leads belonging to the group corresponding to the trunk conductive wiring. Stress concentration on the inner leads during packaging of the semiconductor chip, resulting from the sparse arrangement of the electrode pads of the semiconductor chip, can be alleviated, thus suppressing a break in the inner leads.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07800913
source USPTO Issued Patents
title Wiring board and semiconductor device using the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T02%3A20%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Torii,%20Michiharu&rft.aucorp=Panasonic%20Corporation&rft.date=2010-09-21&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07800913%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true