Enhancing performance of a memory unit of a data processing device by separating reading and fetching functionalities
The present invention relates to a data processing device comprising a processing unit and a memory unit, and to a method for controlling operation of a memory unit of a data processing device. The memory unit comprises a main memory, a low- level cache memory, which is directly connected to the pro...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!