Direct cooled power electronics substrate
The disclosure describes directly cooling a three-dimensional, direct metallization (DM) layer in a power electronics device. To enable sufficient cooling, coolant flow channels are formed within the ceramic substrate. The direct metallization layer (typically copper) may be bonded to the ceramic su...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Wiles, Randy H Wereszczak, Andrew A Ayers, Curtis W Lowe, Kirk T |
| description | The disclosure describes directly cooling a three-dimensional, direct metallization (DM) layer in a power electronics device. To enable sufficient cooling, coolant flow channels are formed within the ceramic substrate. The direct metallization layer (typically copper) may be bonded to the ceramic substrate, and semiconductor chips (such as IGBT and diodes) may be soldered or sintered onto the direct metallization layer to form a power electronics module. Multiple modules may be attached to cooling headers that provide in-flow and out-flow of coolant through the channels in the ceramic substrate. The modules and cooling header assembly are preferably sized to fit inside the core of a toroidal shaped capacitor. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07796388</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07796388</sourcerecordid><originalsourceid>FETCH-uspatents_grants_077963883</originalsourceid><addsrcrecordid>eNrjZNB0ySxKTS5RSM7Pz0lNUSjIL08tUkjNAQoV5edlJhcrFJcmFZcUJZak8jCwpiXmFKfyQmluBgU31xBnD93S4gKgdF5JcXx6USKIMjA3tzQztrAwJkIJAAAzKhQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Direct cooled power electronics substrate</title><source>USPTO Issued Patents</source><creator>Wiles, Randy H ; Wereszczak, Andrew A ; Ayers, Curtis W ; Lowe, Kirk T</creator><creatorcontrib>Wiles, Randy H ; Wereszczak, Andrew A ; Ayers, Curtis W ; Lowe, Kirk T ; UT-Battelle, LLC</creatorcontrib><description>The disclosure describes directly cooling a three-dimensional, direct metallization (DM) layer in a power electronics device. To enable sufficient cooling, coolant flow channels are formed within the ceramic substrate. The direct metallization layer (typically copper) may be bonded to the ceramic substrate, and semiconductor chips (such as IGBT and diodes) may be soldered or sintered onto the direct metallization layer to form a power electronics module. Multiple modules may be attached to cooling headers that provide in-flow and out-flow of coolant through the channels in the ceramic substrate. The modules and cooling header assembly are preferably sized to fit inside the core of a toroidal shaped capacitor.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7796388$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64015</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7796388$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Wiles, Randy H</creatorcontrib><creatorcontrib>Wereszczak, Andrew A</creatorcontrib><creatorcontrib>Ayers, Curtis W</creatorcontrib><creatorcontrib>Lowe, Kirk T</creatorcontrib><creatorcontrib>UT-Battelle, LLC</creatorcontrib><title>Direct cooled power electronics substrate</title><description>The disclosure describes directly cooling a three-dimensional, direct metallization (DM) layer in a power electronics device. To enable sufficient cooling, coolant flow channels are formed within the ceramic substrate. The direct metallization layer (typically copper) may be bonded to the ceramic substrate, and semiconductor chips (such as IGBT and diodes) may be soldered or sintered onto the direct metallization layer to form a power electronics module. Multiple modules may be attached to cooling headers that provide in-flow and out-flow of coolant through the channels in the ceramic substrate. The modules and cooling header assembly are preferably sized to fit inside the core of a toroidal shaped capacitor.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZNB0ySxKTS5RSM7Pz0lNUSjIL08tUkjNAQoV5edlJhcrFJcmFZcUJZak8jCwpiXmFKfyQmluBgU31xBnD93S4gKgdF5JcXx6USKIMjA3tzQztrAwJkIJAAAzKhQ</recordid><startdate>20100914</startdate><enddate>20100914</enddate><creator>Wiles, Randy H</creator><creator>Wereszczak, Andrew A</creator><creator>Ayers, Curtis W</creator><creator>Lowe, Kirk T</creator><scope>EFH</scope></search><sort><creationdate>20100914</creationdate><title>Direct cooled power electronics substrate</title><author>Wiles, Randy H ; Wereszczak, Andrew A ; Ayers, Curtis W ; Lowe, Kirk T</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_077963883</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Wiles, Randy H</creatorcontrib><creatorcontrib>Wereszczak, Andrew A</creatorcontrib><creatorcontrib>Ayers, Curtis W</creatorcontrib><creatorcontrib>Lowe, Kirk T</creatorcontrib><creatorcontrib>UT-Battelle, LLC</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wiles, Randy H</au><au>Wereszczak, Andrew A</au><au>Ayers, Curtis W</au><au>Lowe, Kirk T</au><aucorp>UT-Battelle, LLC</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Direct cooled power electronics substrate</title><date>2010-09-14</date><risdate>2010</risdate><abstract>The disclosure describes directly cooling a three-dimensional, direct metallization (DM) layer in a power electronics device. To enable sufficient cooling, coolant flow channels are formed within the ceramic substrate. The direct metallization layer (typically copper) may be bonded to the ceramic substrate, and semiconductor chips (such as IGBT and diodes) may be soldered or sintered onto the direct metallization layer to form a power electronics module. Multiple modules may be attached to cooling headers that provide in-flow and out-flow of coolant through the channels in the ceramic substrate. The modules and cooling header assembly are preferably sized to fit inside the core of a toroidal shaped capacitor.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_07796388 |
| source | USPTO Issued Patents |
| title | Direct cooled power electronics substrate |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T05%3A20%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Wiles,%20Randy%20H&rft.aucorp=UT-Battelle,%20LLC&rft.date=2010-09-14&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07796388%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |