Power consumption decrease memory management method
The power consumed by a memory is reduced without affecting the performance whereby a processor accesses the memory. A state of a power supplied to the memory is controlled to one of an active state wherein a storage area included in the memory rank can be accessed from the processor, and an inactiv...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Ogasawara, Katsuhisa Sugita, Yumiko |
description | The power consumed by a memory is reduced without affecting the performance whereby a processor accesses the memory. A state of a power supplied to the memory is controlled to one of an active state wherein a storage area included in the memory rank can be accessed from the processor, and an inactive state wherein access cannot be performed without a delay for each memory rank, the basic system software prevents fragmentation in which the allocated storage area spans a plurality of memory ranks, puts the power state of a memory rank which does not include an allocated storage area into the inactive state, and puts the power state of a memory rank which includes a storage area required for allocation first into the active state. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07793129</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07793129</sourcerecordid><originalsourceid>FETCH-uspatents_grants_077931293</originalsourceid><addsrcrecordid>eNrjZDAOyC9PLVJIzs8rLs0tKMnMz1NISU0uSk0sTlXITc3NL6pUyE3MS0xPzU3NKwGKlGTkp_AwsKYl5hSn8kJpbgYFN9cQZw_d0uKCxBKguuL49KJEEGVgbm5pbGhkaUyEEgAURi3z</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Power consumption decrease memory management method</title><source>USPTO Issued Patents</source><creator>Ogasawara, Katsuhisa ; Sugita, Yumiko</creator><creatorcontrib>Ogasawara, Katsuhisa ; Sugita, Yumiko ; Hitachi, Ltd</creatorcontrib><description>The power consumed by a memory is reduced without affecting the performance whereby a processor accesses the memory. A state of a power supplied to the memory is controlled to one of an active state wherein a storage area included in the memory rank can be accessed from the processor, and an inactive state wherein access cannot be performed without a delay for each memory rank, the basic system software prevents fragmentation in which the allocated storage area spans a plurality of memory ranks, puts the power state of a memory rank which does not include an allocated storage area into the inactive state, and puts the power state of a memory rank which includes a storage area required for allocation first into the active state.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7793129$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7793129$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Ogasawara, Katsuhisa</creatorcontrib><creatorcontrib>Sugita, Yumiko</creatorcontrib><creatorcontrib>Hitachi, Ltd</creatorcontrib><title>Power consumption decrease memory management method</title><description>The power consumed by a memory is reduced without affecting the performance whereby a processor accesses the memory. A state of a power supplied to the memory is controlled to one of an active state wherein a storage area included in the memory rank can be accessed from the processor, and an inactive state wherein access cannot be performed without a delay for each memory rank, the basic system software prevents fragmentation in which the allocated storage area spans a plurality of memory ranks, puts the power state of a memory rank which does not include an allocated storage area into the inactive state, and puts the power state of a memory rank which includes a storage area required for allocation first into the active state.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDAOyC9PLVJIzs8rLs0tKMnMz1NISU0uSk0sTlXITc3NL6pUyE3MS0xPzU3NKwGKlGTkp_AwsKYl5hSn8kJpbgYFN9cQZw_d0uKCxBKguuL49KJEEGVgbm5pbGhkaUyEEgAURi3z</recordid><startdate>20100907</startdate><enddate>20100907</enddate><creator>Ogasawara, Katsuhisa</creator><creator>Sugita, Yumiko</creator><scope>EFH</scope></search><sort><creationdate>20100907</creationdate><title>Power consumption decrease memory management method</title><author>Ogasawara, Katsuhisa ; Sugita, Yumiko</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_077931293</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Ogasawara, Katsuhisa</creatorcontrib><creatorcontrib>Sugita, Yumiko</creatorcontrib><creatorcontrib>Hitachi, Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ogasawara, Katsuhisa</au><au>Sugita, Yumiko</au><aucorp>Hitachi, Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Power consumption decrease memory management method</title><date>2010-09-07</date><risdate>2010</risdate><abstract>The power consumed by a memory is reduced without affecting the performance whereby a processor accesses the memory. A state of a power supplied to the memory is controlled to one of an active state wherein a storage area included in the memory rank can be accessed from the processor, and an inactive state wherein access cannot be performed without a delay for each memory rank, the basic system software prevents fragmentation in which the allocated storage area spans a plurality of memory ranks, puts the power state of a memory rank which does not include an allocated storage area into the inactive state, and puts the power state of a memory rank which includes a storage area required for allocation first into the active state.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_07793129 |
source | USPTO Issued Patents |
title | Power consumption decrease memory management method |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T21%3A00%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Ogasawara,%20Katsuhisa&rft.aucorp=Hitachi,%20Ltd&rft.date=2010-09-07&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07793129%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |