Buffered memory architecture
A memory architecture includes at least one unbuffered dual inline memory module (DIMM). At least one advanced memory buffer (AMB) provides an interface between the at least one DIMM and a host memory controller.
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Blakely, Robert J Woodward, Ray Petersen, Christian |
description | A memory architecture includes at least one unbuffered dual inline memory module (DIMM). At least one advanced memory buffer (AMB) provides an interface between the at least one DIMM and a host memory controller. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07793043</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07793043</sourcerecordid><originalsourceid>FETCH-uspatents_grants_077930433</originalsourceid><addsrcrecordid>eNrjZJBxKk1LSy1KTVHITc3NL6pUSCxKzsgsSU0uKS1K5WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrA3NzS2MDE2JgIJQCefiTy</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Buffered memory architecture</title><source>USPTO Issued Patents</source><creator>Blakely, Robert J ; Woodward, Ray ; Petersen, Christian</creator><creatorcontrib>Blakely, Robert J ; Woodward, Ray ; Petersen, Christian ; Hewlett-Packard Development Company, L.P</creatorcontrib><description>A memory architecture includes at least one unbuffered dual inline memory module (DIMM). At least one advanced memory buffer (AMB) provides an interface between the at least one DIMM and a host memory controller.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7793043$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,778,800,883,64020</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7793043$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Blakely, Robert J</creatorcontrib><creatorcontrib>Woodward, Ray</creatorcontrib><creatorcontrib>Petersen, Christian</creatorcontrib><creatorcontrib>Hewlett-Packard Development Company, L.P</creatorcontrib><title>Buffered memory architecture</title><description>A memory architecture includes at least one unbuffered dual inline memory module (DIMM). At least one advanced memory buffer (AMB) provides an interface between the at least one DIMM and a host memory controller.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZJBxKk1LSy1KTVHITc3NL6pUSCxKzsgsSU0uKS1K5WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrA3NzS2MDE2JgIJQCefiTy</recordid><startdate>20100907</startdate><enddate>20100907</enddate><creator>Blakely, Robert J</creator><creator>Woodward, Ray</creator><creator>Petersen, Christian</creator><scope>EFH</scope></search><sort><creationdate>20100907</creationdate><title>Buffered memory architecture</title><author>Blakely, Robert J ; Woodward, Ray ; Petersen, Christian</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_077930433</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Blakely, Robert J</creatorcontrib><creatorcontrib>Woodward, Ray</creatorcontrib><creatorcontrib>Petersen, Christian</creatorcontrib><creatorcontrib>Hewlett-Packard Development Company, L.P</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Blakely, Robert J</au><au>Woodward, Ray</au><au>Petersen, Christian</au><aucorp>Hewlett-Packard Development Company, L.P</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Buffered memory architecture</title><date>2010-09-07</date><risdate>2010</risdate><abstract>A memory architecture includes at least one unbuffered dual inline memory module (DIMM). At least one advanced memory buffer (AMB) provides an interface between the at least one DIMM and a host memory controller.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_07793043 |
source | USPTO Issued Patents |
title | Buffered memory architecture |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T01%3A38%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Blakely,%20Robert%20J&rft.aucorp=Hewlett-Packard%20Development%20Company,%20L.P&rft.date=2010-09-07&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07793043%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |