Method and apparatus of stress relief in semiconductor structures

A method, apparatus and system are provided for relieving stress in the via structures of semiconductor structures whenever a linewidth below a via is larger than a ground-rule, including providing a via at least as large as the groundrule, providing a landing pad above the via, providing a via bar...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	Hoinkis, Mark, Hierlemann, Matthias, Friese, Gerald, Cowley, Andy, Warner, Dennis J, Kaltalioglu, Erdem
Format:	Patent
Sprache:	eng
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!