Efficient storage of metadata in a system memory

A cache coherent data processing system includes a plurality of processing units each having at least an associated cache, a system memory, and a memory controller that is coupled to and controls access to the system memory. The system memory includes a plurality of storage locations for storing a m...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Fields, Jr, James Stephen, Ghai, Sanjeev, Maule, Warren Edward, Stuecheli, Jeffrey Adam
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Fields, Jr, James Stephen
Ghai, Sanjeev
Maule, Warren Edward
Stuecheli, Jeffrey Adam
description A cache coherent data processing system includes a plurality of processing units each having at least an associated cache, a system memory, and a memory controller that is coupled to and controls access to the system memory. The system memory includes a plurality of storage locations for storing a memory block of data, where each of the plurality of storage locations is sized to store a sub-block of data. The system memory further includes metadata storage for storing metadata, such as a domain indicator, describing the memory block. In response to a failure of a storage location for a particular sub-block among the plurality of sub-blocks, the memory controller overwrites at least a portion of the metadata in the metadata storage with the particular sub-block of data.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07779292</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07779292</sourcerecordid><originalsourceid>FETCH-uspatents_grants_077792923</originalsourceid><addsrcrecordid>eNrjZDBwTUvLTM5MzStRKC7JL0pMT1XIT1PITS1JTEksSVTIzFNIVCiuLC5JzQUK5uYXVfIwsKYl5hSn8kJpbgYFN9cQZw_d0uKCxBKgOcXx6UWJIMrA3Nzc0sjSyJgIJQAblywJ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Efficient storage of metadata in a system memory</title><source>USPTO Issued Patents</source><creator>Fields, Jr, James Stephen ; Ghai, Sanjeev ; Maule, Warren Edward ; Stuecheli, Jeffrey Adam</creator><creatorcontrib>Fields, Jr, James Stephen ; Ghai, Sanjeev ; Maule, Warren Edward ; Stuecheli, Jeffrey Adam ; International Business Machines Corporation</creatorcontrib><description>A cache coherent data processing system includes a plurality of processing units each having at least an associated cache, a system memory, and a memory controller that is coupled to and controls access to the system memory. The system memory includes a plurality of storage locations for storing a memory block of data, where each of the plurality of storage locations is sized to store a sub-block of data. The system memory further includes metadata storage for storing metadata, such as a domain indicator, describing the memory block. In response to a failure of a storage location for a particular sub-block among the plurality of sub-blocks, the memory controller overwrites at least a portion of the metadata in the metadata storage with the particular sub-block of data.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7779292$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7779292$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Fields, Jr, James Stephen</creatorcontrib><creatorcontrib>Ghai, Sanjeev</creatorcontrib><creatorcontrib>Maule, Warren Edward</creatorcontrib><creatorcontrib>Stuecheli, Jeffrey Adam</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Efficient storage of metadata in a system memory</title><description>A cache coherent data processing system includes a plurality of processing units each having at least an associated cache, a system memory, and a memory controller that is coupled to and controls access to the system memory. The system memory includes a plurality of storage locations for storing a memory block of data, where each of the plurality of storage locations is sized to store a sub-block of data. The system memory further includes metadata storage for storing metadata, such as a domain indicator, describing the memory block. In response to a failure of a storage location for a particular sub-block among the plurality of sub-blocks, the memory controller overwrites at least a portion of the metadata in the metadata storage with the particular sub-block of data.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDBwTUvLTM5MzStRKC7JL0pMT1XIT1PITS1JTEksSVTIzFNIVCiuLC5JzQUK5uYXVfIwsKYl5hSn8kJpbgYFN9cQZw_d0uKCxBKgOcXx6UWJIMrA3Nzc0sjSyJgIJQAblywJ</recordid><startdate>20100817</startdate><enddate>20100817</enddate><creator>Fields, Jr, James Stephen</creator><creator>Ghai, Sanjeev</creator><creator>Maule, Warren Edward</creator><creator>Stuecheli, Jeffrey Adam</creator><scope>EFH</scope></search><sort><creationdate>20100817</creationdate><title>Efficient storage of metadata in a system memory</title><author>Fields, Jr, James Stephen ; Ghai, Sanjeev ; Maule, Warren Edward ; Stuecheli, Jeffrey Adam</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_077792923</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Fields, Jr, James Stephen</creatorcontrib><creatorcontrib>Ghai, Sanjeev</creatorcontrib><creatorcontrib>Maule, Warren Edward</creatorcontrib><creatorcontrib>Stuecheli, Jeffrey Adam</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Fields, Jr, James Stephen</au><au>Ghai, Sanjeev</au><au>Maule, Warren Edward</au><au>Stuecheli, Jeffrey Adam</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Efficient storage of metadata in a system memory</title><date>2010-08-17</date><risdate>2010</risdate><abstract>A cache coherent data processing system includes a plurality of processing units each having at least an associated cache, a system memory, and a memory controller that is coupled to and controls access to the system memory. The system memory includes a plurality of storage locations for storing a memory block of data, where each of the plurality of storage locations is sized to store a sub-block of data. The system memory further includes metadata storage for storing metadata, such as a domain indicator, describing the memory block. In response to a failure of a storage location for a particular sub-block among the plurality of sub-blocks, the memory controller overwrites at least a portion of the metadata in the metadata storage with the particular sub-block of data.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07779292
source USPTO Issued Patents
title Efficient storage of metadata in a system memory
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T00%3A37%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Fields,%20Jr,%20James%20Stephen&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2010-08-17&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07779292%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true