Semiconductor device with asymmetric transistor and method for fabricating the same

A semiconductor device with an asymmetric transistor and a method for fabricating the same are provided. The semiconductor device includes: a substrate having a plurality of first active regions, at least one second active region, and a plurality of device isolation regions; gate patterns formed in...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Jung, Tae-Woo, Oh, Sang-Won
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Jung, Tae-Woo
Oh, Sang-Won
description A semiconductor device with an asymmetric transistor and a method for fabricating the same are provided. The semiconductor device includes: a substrate having a plurality of first active regions, at least one second active region, and a plurality of device isolation regions; gate patterns formed in a step structure over a border region between individual first active regions and second active region, wherein one side of the individual gate pattern is formed over a portion of the individual first active region, and the other side of the individual gate pattern is formed over a portion of the second active region; spacers formed on lateral walls of the gate patterns; first cell junction regions formed in the first active regions, for connecting to storage nodes; and a second cell junction region formed in the second active region, for connecting to a bit line.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07768053</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07768053</sourcerecordid><originalsourceid>FETCH-uspatents_grants_077680533</originalsourceid><addsrcrecordid>eNqNjEEKwjAQRbNxIdU7zAWEQtG6l4r7upcxmTQDJpHMtOLtjeABXD3e5_HXZhwpss3JzVZzAUcLW4IXawCUd4ykhS1owSQs3wKTg7qG7MBX9XivASqnCTQQCEbamJXHh9D2x8bAebieLrtZnqiUVG5TPaxo-_5wbPdd90fyAW8EOe4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device with asymmetric transistor and method for fabricating the same</title><source>USPTO Issued Patents</source><creator>Jung, Tae-Woo ; Oh, Sang-Won</creator><creatorcontrib>Jung, Tae-Woo ; Oh, Sang-Won ; Hynix Semiconductor, Inc</creatorcontrib><description>A semiconductor device with an asymmetric transistor and a method for fabricating the same are provided. The semiconductor device includes: a substrate having a plurality of first active regions, at least one second active region, and a plurality of device isolation regions; gate patterns formed in a step structure over a border region between individual first active regions and second active region, wherein one side of the individual gate pattern is formed over a portion of the individual first active region, and the other side of the individual gate pattern is formed over a portion of the second active region; spacers formed on lateral walls of the gate patterns; first cell junction regions formed in the first active regions, for connecting to storage nodes; and a second cell junction region formed in the second active region, for connecting to a bit line.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7768053$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,777,799,882,64018</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7768053$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Jung, Tae-Woo</creatorcontrib><creatorcontrib>Oh, Sang-Won</creatorcontrib><creatorcontrib>Hynix Semiconductor, Inc</creatorcontrib><title>Semiconductor device with asymmetric transistor and method for fabricating the same</title><description>A semiconductor device with an asymmetric transistor and a method for fabricating the same are provided. The semiconductor device includes: a substrate having a plurality of first active regions, at least one second active region, and a plurality of device isolation regions; gate patterns formed in a step structure over a border region between individual first active regions and second active region, wherein one side of the individual gate pattern is formed over a portion of the individual first active region, and the other side of the individual gate pattern is formed over a portion of the second active region; spacers formed on lateral walls of the gate patterns; first cell junction regions formed in the first active regions, for connecting to storage nodes; and a second cell junction region formed in the second active region, for connecting to a bit line.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjEEKwjAQRbNxIdU7zAWEQtG6l4r7upcxmTQDJpHMtOLtjeABXD3e5_HXZhwpss3JzVZzAUcLW4IXawCUd4ykhS1owSQs3wKTg7qG7MBX9XivASqnCTQQCEbamJXHh9D2x8bAebieLrtZnqiUVG5TPaxo-_5wbPdd90fyAW8EOe4</recordid><startdate>20100803</startdate><enddate>20100803</enddate><creator>Jung, Tae-Woo</creator><creator>Oh, Sang-Won</creator><scope>EFH</scope></search><sort><creationdate>20100803</creationdate><title>Semiconductor device with asymmetric transistor and method for fabricating the same</title><author>Jung, Tae-Woo ; Oh, Sang-Won</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_077680533</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Jung, Tae-Woo</creatorcontrib><creatorcontrib>Oh, Sang-Won</creatorcontrib><creatorcontrib>Hynix Semiconductor, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jung, Tae-Woo</au><au>Oh, Sang-Won</au><aucorp>Hynix Semiconductor, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device with asymmetric transistor and method for fabricating the same</title><date>2010-08-03</date><risdate>2010</risdate><abstract>A semiconductor device with an asymmetric transistor and a method for fabricating the same are provided. The semiconductor device includes: a substrate having a plurality of first active regions, at least one second active region, and a plurality of device isolation regions; gate patterns formed in a step structure over a border region between individual first active regions and second active region, wherein one side of the individual gate pattern is formed over a portion of the individual first active region, and the other side of the individual gate pattern is formed over a portion of the second active region; spacers formed on lateral walls of the gate patterns; first cell junction regions formed in the first active regions, for connecting to storage nodes; and a second cell junction region formed in the second active region, for connecting to a bit line.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07768053
source USPTO Issued Patents
title Semiconductor device with asymmetric transistor and method for fabricating the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T03%3A34%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Jung,%20Tae-Woo&rft.aucorp=Hynix%20Semiconductor,%20Inc&rft.date=2010-08-03&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07768053%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true