Display panel and method of forming thereof

Display panel and method of forming thereof

A panel a gate line on a first substrate, a gate insulating layer covering the gate line, a semiconductor layer on the gate insulating layer, a data line intersecting the gate line and including a source electrode and a drain electrode facing the source electrode on the semiconductor layer, a connec...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lee, Jae-Young, Park, Won-Sang, Yun, Hae-Young, Kim, Sang-Woo, Lim, Jae-Ik, Lee, Seung-Kyu, Shim, Chang-Woo, Yeo, Yong-Suk, Choi, Ji-Youn
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Lee, Jae-Young
Park, Won-Sang
Yun, Hae-Young
Kim, Sang-Woo
Lim, Jae-Ik
Lee, Seung-Kyu
Shim, Chang-Woo
Yeo, Yong-Suk
Choi, Ji-Youn
description A panel a gate line on a first substrate, a gate insulating layer covering the gate line, a semiconductor layer on the gate insulating layer, a data line intersecting the gate line and including a source electrode and a drain electrode facing the source electrode on the semiconductor layer, a connection assistant separated from the data line, a passivation layer covering the semiconductor layer and including contact holes exposing the connection assistant and a pixel electrode including a plurality of sub-pixel electrodes and formed on the passivation layer. The sub-pixel electrodes are connected to the connection assistant through the contact holes, are electrically connected to each other through the connection assistant and at least one of the sub-pixel electrodes is electrically connected to the drain electrode.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07760279</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07760279</sourcerecordid><originalsourceid>FETCH-uspatents_grants_077602793</originalsourceid><addsrcrecordid>eNrjZNB2ySwuyEmsVChIzEvNUUjMS1HITS3JyE9RyE9TSMsvys3MS1coyUgtSs1P42FgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrA3NzMwMjc0pgIJQAeVSoa</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Display panel and method of forming thereof</title><source>USPTO Issued Patents</source><creator>Lee, Jae-Young ; Park, Won-Sang ; Yun, Hae-Young ; Kim, Sang-Woo ; Lim, Jae-Ik ; Lee, Seung-Kyu ; Shim, Chang-Woo ; Yeo, Yong-Suk ; Choi, Ji-Youn</creator><creatorcontrib>Lee, Jae-Young ; Park, Won-Sang ; Yun, Hae-Young ; Kim, Sang-Woo ; Lim, Jae-Ik ; Lee, Seung-Kyu ; Shim, Chang-Woo ; Yeo, Yong-Suk ; Choi, Ji-Youn ; Samsung Electronics Co., Ltd</creatorcontrib><description>A panel a gate line on a first substrate, a gate insulating layer covering the gate line, a semiconductor layer on the gate insulating layer, a data line intersecting the gate line and including a source electrode and a drain electrode facing the source electrode on the semiconductor layer, a connection assistant separated from the data line, a passivation layer covering the semiconductor layer and including contact holes exposing the connection assistant and a pixel electrode including a plurality of sub-pixel electrodes and formed on the passivation layer. The sub-pixel electrodes are connected to the connection assistant through the contact holes, are electrically connected to each other through the connection assistant and at least one of the sub-pixel electrodes is electrically connected to the drain electrode.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7760279$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7760279$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lee, Jae-Young</creatorcontrib><creatorcontrib>Park, Won-Sang</creatorcontrib><creatorcontrib>Yun, Hae-Young</creatorcontrib><creatorcontrib>Kim, Sang-Woo</creatorcontrib><creatorcontrib>Lim, Jae-Ik</creatorcontrib><creatorcontrib>Lee, Seung-Kyu</creatorcontrib><creatorcontrib>Shim, Chang-Woo</creatorcontrib><creatorcontrib>Yeo, Yong-Suk</creatorcontrib><creatorcontrib>Choi, Ji-Youn</creatorcontrib><creatorcontrib>Samsung Electronics Co., Ltd</creatorcontrib><title>Display panel and method of forming thereof</title><description>A panel a gate line on a first substrate, a gate insulating layer covering the gate line, a semiconductor layer on the gate insulating layer, a data line intersecting the gate line and including a source electrode and a drain electrode facing the source electrode on the semiconductor layer, a connection assistant separated from the data line, a passivation layer covering the semiconductor layer and including contact holes exposing the connection assistant and a pixel electrode including a plurality of sub-pixel electrodes and formed on the passivation layer. The sub-pixel electrodes are connected to the connection assistant through the contact holes, are electrically connected to each other through the connection assistant and at least one of the sub-pixel electrodes is electrically connected to the drain electrode.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZNB2ySwuyEmsVChIzEvNUUjMS1HITS3JyE9RyE9TSMsvys3MS1coyUgtSs1P42FgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrA3NzMwMjc0pgIJQAeVSoa</recordid><startdate>20100720</startdate><enddate>20100720</enddate><creator>Lee, Jae-Young</creator><creator>Park, Won-Sang</creator><creator>Yun, Hae-Young</creator><creator>Kim, Sang-Woo</creator><creator>Lim, Jae-Ik</creator><creator>Lee, Seung-Kyu</creator><creator>Shim, Chang-Woo</creator><creator>Yeo, Yong-Suk</creator><creator>Choi, Ji-Youn</creator><scope>EFH</scope></search><sort><creationdate>20100720</creationdate><title>Display panel and method of forming thereof</title><author>Lee, Jae-Young ; Park, Won-Sang ; Yun, Hae-Young ; Kim, Sang-Woo ; Lim, Jae-Ik ; Lee, Seung-Kyu ; Shim, Chang-Woo ; Yeo, Yong-Suk ; Choi, Ji-Youn</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_077602793</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Lee, Jae-Young</creatorcontrib><creatorcontrib>Park, Won-Sang</creatorcontrib><creatorcontrib>Yun, Hae-Young</creatorcontrib><creatorcontrib>Kim, Sang-Woo</creatorcontrib><creatorcontrib>Lim, Jae-Ik</creatorcontrib><creatorcontrib>Lee, Seung-Kyu</creatorcontrib><creatorcontrib>Shim, Chang-Woo</creatorcontrib><creatorcontrib>Yeo, Yong-Suk</creatorcontrib><creatorcontrib>Choi, Ji-Youn</creatorcontrib><creatorcontrib>Samsung Electronics Co., Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lee, Jae-Young</au><au>Park, Won-Sang</au><au>Yun, Hae-Young</au><au>Kim, Sang-Woo</au><au>Lim, Jae-Ik</au><au>Lee, Seung-Kyu</au><au>Shim, Chang-Woo</au><au>Yeo, Yong-Suk</au><au>Choi, Ji-Youn</au><aucorp>Samsung Electronics Co., Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Display panel and method of forming thereof</title><date>2010-07-20</date><risdate>2010</risdate><abstract>A panel a gate line on a first substrate, a gate insulating layer covering the gate line, a semiconductor layer on the gate insulating layer, a data line intersecting the gate line and including a source electrode and a drain electrode facing the source electrode on the semiconductor layer, a connection assistant separated from the data line, a passivation layer covering the semiconductor layer and including contact holes exposing the connection assistant and a pixel electrode including a plurality of sub-pixel electrodes and formed on the passivation layer. The sub-pixel electrodes are connected to the connection assistant through the contact holes, are electrically connected to each other through the connection assistant and at least one of the sub-pixel electrodes is electrically connected to the drain electrode.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07760279
source USPTO Issued Patents
title Display panel and method of forming thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T04%3A46%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lee,%20Jae-Young&rft.aucorp=Samsung%20Electronics%20Co.,%20Ltd&rft.date=2010-07-20&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07760279%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true