High voltage protection for a thin oxide CMOS device

A circuit includes a voltage regulator for outputting a voltage at a regulated level, a protection circuit, and a load circuit coupled to the voltage regulator. The protection circuit includes means for preventing the voltage regulator from outputting a voltage at a level higher than the regulated l...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Parkes, Jr, John J, Zhong, Kai
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Parkes, Jr, John J
Zhong, Kai
description A circuit includes a voltage regulator for outputting a voltage at a regulated level, a protection circuit, and a load circuit coupled to the voltage regulator. The protection circuit includes means for preventing the voltage regulator from outputting a voltage at a level higher than the regulated level during a start-up period of the voltage regulator.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07723962</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07723962</sourcerecordid><originalsourceid>FETCH-uspatents_grants_077239623</originalsourceid><addsrcrecordid>eNrjZDDxyEzPUCjLzylJTE9VKCjKL0lNLsnMz1NIyy9SSFQoycjMU8ivyExJVXD29Q9WSEkty0xO5WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrA3NzI2NLMyJgIJQCwZizg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>High voltage protection for a thin oxide CMOS device</title><source>USPTO Issued Patents</source><creator>Parkes, Jr, John J ; Zhong, Kai</creator><creatorcontrib>Parkes, Jr, John J ; Zhong, Kai ; Freescale Semiconductor, Inc</creatorcontrib><description>A circuit includes a voltage regulator for outputting a voltage at a regulated level, a protection circuit, and a load circuit coupled to the voltage regulator. The protection circuit includes means for preventing the voltage regulator from outputting a voltage at a level higher than the regulated level during a start-up period of the voltage regulator.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7723962$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7723962$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Parkes, Jr, John J</creatorcontrib><creatorcontrib>Zhong, Kai</creatorcontrib><creatorcontrib>Freescale Semiconductor, Inc</creatorcontrib><title>High voltage protection for a thin oxide CMOS device</title><description>A circuit includes a voltage regulator for outputting a voltage at a regulated level, a protection circuit, and a load circuit coupled to the voltage regulator. The protection circuit includes means for preventing the voltage regulator from outputting a voltage at a level higher than the regulated level during a start-up period of the voltage regulator.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDDxyEzPUCjLzylJTE9VKCjKL0lNLsnMz1NIyy9SSFQoycjMU8ivyExJVXD29Q9WSEkty0xO5WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrA3NzI2NLMyJgIJQCwZizg</recordid><startdate>20100525</startdate><enddate>20100525</enddate><creator>Parkes, Jr, John J</creator><creator>Zhong, Kai</creator><scope>EFH</scope></search><sort><creationdate>20100525</creationdate><title>High voltage protection for a thin oxide CMOS device</title><author>Parkes, Jr, John J ; Zhong, Kai</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_077239623</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Parkes, Jr, John J</creatorcontrib><creatorcontrib>Zhong, Kai</creatorcontrib><creatorcontrib>Freescale Semiconductor, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Parkes, Jr, John J</au><au>Zhong, Kai</au><aucorp>Freescale Semiconductor, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>High voltage protection for a thin oxide CMOS device</title><date>2010-05-25</date><risdate>2010</risdate><abstract>A circuit includes a voltage regulator for outputting a voltage at a regulated level, a protection circuit, and a load circuit coupled to the voltage regulator. The protection circuit includes means for preventing the voltage regulator from outputting a voltage at a level higher than the regulated level during a start-up period of the voltage regulator.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07723962
source USPTO Issued Patents
title High voltage protection for a thin oxide CMOS device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T20%3A18%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Parkes,%20Jr,%20John%20J&rft.aucorp=Freescale%20Semiconductor,%20Inc&rft.date=2010-05-25&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07723962%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true