Signal waveform equalizer circuit and receiver circuit
A signal waveform equalizer circuit capable of equalizing the waveform of an input signal with a center voltage of 0 V and yet small in circuit scale. An input signal (in FIG. , positive-phase input signal) whose waveform is to be equalized is input to the source of an nMOS, and this enables the equ...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Hayashi, Tetsuya Higuchi, Tomokazu |
description | A signal waveform equalizer circuit capable of equalizing the waveform of an input signal with a center voltage of 0 V and yet small in circuit scale. An input signal (in FIG. , positive-phase input signal) whose waveform is to be equalized is input to the source of an nMOS, and this enables the equalizer circuit to handle an input signal with the center voltage 0 V without the need to add an extra circuit. The waveform of the input signal is shaped by a delay circuit including a resistor and a capacitor, and an output signal (in FIG. , positive-phase output signal) is output from a node. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07696839</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07696839</sourcerecordid><originalsourceid>FETCH-uspatents_grants_076968393</originalsourceid><addsrcrecordid>eNrjZDALzkzPS8xRKE8sS03LL8pVSC0sTczJrEotUkjOLEouzSxRSMxLUShKTU7NLEMI8jCwpiXmFKfyQmluBgU31xBnD93S4oLEktS8kuL49KJEEGVgbmZpZmFsaUyEEgCZly7w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Signal waveform equalizer circuit and receiver circuit</title><source>USPTO Issued Patents</source><creator>Hayashi, Tetsuya ; Higuchi, Tomokazu</creator><creatorcontrib>Hayashi, Tetsuya ; Higuchi, Tomokazu ; Fujitsu Microelectronics Limited</creatorcontrib><description>A signal waveform equalizer circuit capable of equalizing the waveform of an input signal with a center voltage of 0 V and yet small in circuit scale. An input signal (in FIG. , positive-phase input signal) whose waveform is to be equalized is input to the source of an nMOS, and this enables the equalizer circuit to handle an input signal with the center voltage 0 V without the need to add an extra circuit. The waveform of the input signal is shaped by a delay circuit including a resistor and a capacitor, and an output signal (in FIG. , positive-phase output signal) is output from a node.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7696839$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7696839$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Hayashi, Tetsuya</creatorcontrib><creatorcontrib>Higuchi, Tomokazu</creatorcontrib><creatorcontrib>Fujitsu Microelectronics Limited</creatorcontrib><title>Signal waveform equalizer circuit and receiver circuit</title><description>A signal waveform equalizer circuit capable of equalizing the waveform of an input signal with a center voltage of 0 V and yet small in circuit scale. An input signal (in FIG. , positive-phase input signal) whose waveform is to be equalized is input to the source of an nMOS, and this enables the equalizer circuit to handle an input signal with the center voltage 0 V without the need to add an extra circuit. The waveform of the input signal is shaped by a delay circuit including a resistor and a capacitor, and an output signal (in FIG. , positive-phase output signal) is output from a node.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDALzkzPS8xRKE8sS03LL8pVSC0sTczJrEotUkjOLEouzSxRSMxLUShKTU7NLEMI8jCwpiXmFKfyQmluBgU31xBnD93S4oLEktS8kuL49KJEEGVgbmZpZmFsaUyEEgCZly7w</recordid><startdate>20100413</startdate><enddate>20100413</enddate><creator>Hayashi, Tetsuya</creator><creator>Higuchi, Tomokazu</creator><scope>EFH</scope></search><sort><creationdate>20100413</creationdate><title>Signal waveform equalizer circuit and receiver circuit</title><author>Hayashi, Tetsuya ; Higuchi, Tomokazu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_076968393</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Hayashi, Tetsuya</creatorcontrib><creatorcontrib>Higuchi, Tomokazu</creatorcontrib><creatorcontrib>Fujitsu Microelectronics Limited</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hayashi, Tetsuya</au><au>Higuchi, Tomokazu</au><aucorp>Fujitsu Microelectronics Limited</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Signal waveform equalizer circuit and receiver circuit</title><date>2010-04-13</date><risdate>2010</risdate><abstract>A signal waveform equalizer circuit capable of equalizing the waveform of an input signal with a center voltage of 0 V and yet small in circuit scale. An input signal (in FIG. , positive-phase input signal) whose waveform is to be equalized is input to the source of an nMOS, and this enables the equalizer circuit to handle an input signal with the center voltage 0 V without the need to add an extra circuit. The waveform of the input signal is shaped by a delay circuit including a resistor and a capacitor, and an output signal (in FIG. , positive-phase output signal) is output from a node.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_07696839 |
source | USPTO Issued Patents |
title | Signal waveform equalizer circuit and receiver circuit |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T18%3A43%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Hayashi,%20Tetsuya&rft.aucorp=Fujitsu%20Microelectronics%20Limited&rft.date=2010-04-13&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07696839%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |