I/O connection scheme for QFN leadframe and package structures

Methods, systems, and apparatuses for integrated circuit packages and lead frames are provided. A quad flat no-lead (QFN) package includes a plurality of peripherally positioned pins, a die-attach paddle, an integrated circuit die, and an encapsulating material. The die-attach paddle is positioned w...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Yeung, Fan, Zhao, Sam Ziqun, Matalon, Nir, Fong, Victor
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Yeung, Fan
Zhao, Sam Ziqun
Matalon, Nir
Fong, Victor
description Methods, systems, and apparatuses for integrated circuit packages and lead frames are provided. A quad flat no-lead (QFN) package includes a plurality of peripherally positioned pins, a die-attach paddle, an integrated circuit die, and an encapsulating material. The die-attach paddle is positioned within a periphery formed by the pins. The die is attached to the die-attach paddle. The encapsulating material encapsulates the die on the die-attach paddle, encapsulates bond wires connected between the die and the pins, and fills a space between the pins and the die-attach paddle. One or more of the pins are extended. An extended pin may be elongated, L shaped, T shaped, or "wishbone" shaped. The extended pin(s) enable wire bonding of additional ground, power, and I/O (input/output) pads of the die in a manner that does not significantly increase QFN package cost.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07646083</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07646083</sourcerecordid><originalsourceid>FETCH-uspatents_grants_076460833</originalsourceid><addsrcrecordid>eNrjZLDz1PdXSM7Py0tNLsnMz1MoTs5IzU1VSMsvUgh081PISU1MSStKBIok5qUoFCQmZyempyoUlxSVJpeUFqUW8zCwpiXmFKfyQmluBgU31xBnD93S4oLEktS8kuL49KJEEGVgbmZiZmBhbEyEEgCzxTCz</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>I/O connection scheme for QFN leadframe and package structures</title><source>USPTO Issued Patents</source><creator>Yeung, Fan ; Zhao, Sam Ziqun ; Matalon, Nir ; Fong, Victor</creator><creatorcontrib>Yeung, Fan ; Zhao, Sam Ziqun ; Matalon, Nir ; Fong, Victor ; Broadcom Corporation</creatorcontrib><description>Methods, systems, and apparatuses for integrated circuit packages and lead frames are provided. A quad flat no-lead (QFN) package includes a plurality of peripherally positioned pins, a die-attach paddle, an integrated circuit die, and an encapsulating material. The die-attach paddle is positioned within a periphery formed by the pins. The die is attached to the die-attach paddle. The encapsulating material encapsulates the die on the die-attach paddle, encapsulates bond wires connected between the die and the pins, and fills a space between the pins and the die-attach paddle. One or more of the pins are extended. An extended pin may be elongated, L shaped, T shaped, or "wishbone" shaped. The extended pin(s) enable wire bonding of additional ground, power, and I/O (input/output) pads of the die in a manner that does not significantly increase QFN package cost.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7646083$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64015</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7646083$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Yeung, Fan</creatorcontrib><creatorcontrib>Zhao, Sam Ziqun</creatorcontrib><creatorcontrib>Matalon, Nir</creatorcontrib><creatorcontrib>Fong, Victor</creatorcontrib><creatorcontrib>Broadcom Corporation</creatorcontrib><title>I/O connection scheme for QFN leadframe and package structures</title><description>Methods, systems, and apparatuses for integrated circuit packages and lead frames are provided. A quad flat no-lead (QFN) package includes a plurality of peripherally positioned pins, a die-attach paddle, an integrated circuit die, and an encapsulating material. The die-attach paddle is positioned within a periphery formed by the pins. The die is attached to the die-attach paddle. The encapsulating material encapsulates the die on the die-attach paddle, encapsulates bond wires connected between the die and the pins, and fills a space between the pins and the die-attach paddle. One or more of the pins are extended. An extended pin may be elongated, L shaped, T shaped, or "wishbone" shaped. The extended pin(s) enable wire bonding of additional ground, power, and I/O (input/output) pads of the die in a manner that does not significantly increase QFN package cost.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLDz1PdXSM7Py0tNLsnMz1MoTs5IzU1VSMsvUgh081PISU1MSStKBIok5qUoFCQmZyempyoUlxSVJpeUFqUW8zCwpiXmFKfyQmluBgU31xBnD93S4oLEktS8kuL49KJEEGVgbmZiZmBhbEyEEgCzxTCz</recordid><startdate>20100112</startdate><enddate>20100112</enddate><creator>Yeung, Fan</creator><creator>Zhao, Sam Ziqun</creator><creator>Matalon, Nir</creator><creator>Fong, Victor</creator><scope>EFH</scope></search><sort><creationdate>20100112</creationdate><title>I/O connection scheme for QFN leadframe and package structures</title><author>Yeung, Fan ; Zhao, Sam Ziqun ; Matalon, Nir ; Fong, Victor</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_076460833</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Yeung, Fan</creatorcontrib><creatorcontrib>Zhao, Sam Ziqun</creatorcontrib><creatorcontrib>Matalon, Nir</creatorcontrib><creatorcontrib>Fong, Victor</creatorcontrib><creatorcontrib>Broadcom Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yeung, Fan</au><au>Zhao, Sam Ziqun</au><au>Matalon, Nir</au><au>Fong, Victor</au><aucorp>Broadcom Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>I/O connection scheme for QFN leadframe and package structures</title><date>2010-01-12</date><risdate>2010</risdate><abstract>Methods, systems, and apparatuses for integrated circuit packages and lead frames are provided. A quad flat no-lead (QFN) package includes a plurality of peripherally positioned pins, a die-attach paddle, an integrated circuit die, and an encapsulating material. The die-attach paddle is positioned within a periphery formed by the pins. The die is attached to the die-attach paddle. The encapsulating material encapsulates the die on the die-attach paddle, encapsulates bond wires connected between the die and the pins, and fills a space between the pins and the die-attach paddle. One or more of the pins are extended. An extended pin may be elongated, L shaped, T shaped, or "wishbone" shaped. The extended pin(s) enable wire bonding of additional ground, power, and I/O (input/output) pads of the die in a manner that does not significantly increase QFN package cost.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07646083
source USPTO Issued Patents
title I/O connection scheme for QFN leadframe and package structures
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T10%3A54%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Yeung,%20Fan&rft.aucorp=Broadcom%20Corporation&rft.date=2010-01-12&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07646083%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true