Semiconductor device and a method of manufacturing the same

Semiconductor device and a method of manufacturing the same

A semiconductor IC device which includes a circuit region and a peripheral region on a main surface of a semiconductor substrate, a first insulating film formed over the main surface, external terminals arranged in the peripheral region and formed over the first insulating film, a conductive guard r...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Uchikoshi, Ken, Suwanai, Naokatsu, Tachigami, Atsushi, Hotta, Katsuhiko, Sahara, Masashi, Sato, Kazuhiko
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Uchikoshi, Ken
Suwanai, Naokatsu
Tachigami, Atsushi
Hotta, Katsuhiko
Sahara, Masashi
Sato, Kazuhiko
description A semiconductor IC device which includes a circuit region and a peripheral region on a main surface of a semiconductor substrate, a first insulating film formed over the main surface, external terminals arranged in the peripheral region and formed over the first insulating film, a conductive guard ring formed over the first insulating film and provided around the external terminals, and second insulating films formed in the internal region and the peripheral region, the second insulating film in the peripheral region is formed over the first insulating film and over the guard ring and is contacting the external terminals, the second insulating films of the circuit region and that of the peripheral region are separately formed and are isolated from each other. Separate second insulating film may be formed over the wirings of one or more of existing wiring levels of the semiconductor device.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07615848</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07615848</sourcerecordid><originalsourceid>FETCH-uspatents_grants_076158483</originalsourceid><addsrcrecordid>eNrjZLAOTs3NTM7PSylNLskvUkhJLctMTlVIzEtRSFTITS3JyE9RyE9TyE3MK01LTC4pLcrMS1coyUhVKE7MTeVhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwNzM0NTCxMKYCCUAbWQwMg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device and a method of manufacturing the same</title><source>USPTO Issued Patents</source><creator>Uchikoshi, Ken ; Suwanai, Naokatsu ; Tachigami, Atsushi ; Hotta, Katsuhiko ; Sahara, Masashi ; Sato, Kazuhiko</creator><creatorcontrib>Uchikoshi, Ken ; Suwanai, Naokatsu ; Tachigami, Atsushi ; Hotta, Katsuhiko ; Sahara, Masashi ; Sato, Kazuhiko ; Renesas Technology Corp ; Hitachi ULSI Systems Co., Ltd</creatorcontrib><description>A semiconductor IC device which includes a circuit region and a peripheral region on a main surface of a semiconductor substrate, a first insulating film formed over the main surface, external terminals arranged in the peripheral region and formed over the first insulating film, a conductive guard ring formed over the first insulating film and provided around the external terminals, and second insulating films formed in the internal region and the peripheral region, the second insulating film in the peripheral region is formed over the first insulating film and over the guard ring and is contacting the external terminals, the second insulating films of the circuit region and that of the peripheral region are separately formed and are isolated from each other. Separate second insulating film may be formed over the wirings of one or more of existing wiring levels of the semiconductor device.</description><language>eng</language><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7615848$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7615848$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Uchikoshi, Ken</creatorcontrib><creatorcontrib>Suwanai, Naokatsu</creatorcontrib><creatorcontrib>Tachigami, Atsushi</creatorcontrib><creatorcontrib>Hotta, Katsuhiko</creatorcontrib><creatorcontrib>Sahara, Masashi</creatorcontrib><creatorcontrib>Sato, Kazuhiko</creatorcontrib><creatorcontrib>Renesas Technology Corp</creatorcontrib><creatorcontrib>Hitachi ULSI Systems Co., Ltd</creatorcontrib><title>Semiconductor device and a method of manufacturing the same</title><description>A semiconductor IC device which includes a circuit region and a peripheral region on a main surface of a semiconductor substrate, a first insulating film formed over the main surface, external terminals arranged in the peripheral region and formed over the first insulating film, a conductive guard ring formed over the first insulating film and provided around the external terminals, and second insulating films formed in the internal region and the peripheral region, the second insulating film in the peripheral region is formed over the first insulating film and over the guard ring and is contacting the external terminals, the second insulating films of the circuit region and that of the peripheral region are separately formed and are isolated from each other. Separate second insulating film may be formed over the wirings of one or more of existing wiring levels of the semiconductor device.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLAOTs3NTM7PSylNLskvUkhJLctMTlVIzEtRSFTITS3JyE9RyE9TyE3MK01LTC4pLcrMS1coyUhVKE7MTeVhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwNzM0NTCxMKYCCUAbWQwMg</recordid><startdate>20091110</startdate><enddate>20091110</enddate><creator>Uchikoshi, Ken</creator><creator>Suwanai, Naokatsu</creator><creator>Tachigami, Atsushi</creator><creator>Hotta, Katsuhiko</creator><creator>Sahara, Masashi</creator><creator>Sato, Kazuhiko</creator><scope>EFH</scope></search><sort><creationdate>20091110</creationdate><title>Semiconductor device and a method of manufacturing the same</title><author>Uchikoshi, Ken ; Suwanai, Naokatsu ; Tachigami, Atsushi ; Hotta, Katsuhiko ; Sahara, Masashi ; Sato, Kazuhiko</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_076158483</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Uchikoshi, Ken</creatorcontrib><creatorcontrib>Suwanai, Naokatsu</creatorcontrib><creatorcontrib>Tachigami, Atsushi</creatorcontrib><creatorcontrib>Hotta, Katsuhiko</creatorcontrib><creatorcontrib>Sahara, Masashi</creatorcontrib><creatorcontrib>Sato, Kazuhiko</creatorcontrib><creatorcontrib>Renesas Technology Corp</creatorcontrib><creatorcontrib>Hitachi ULSI Systems Co., Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Uchikoshi, Ken</au><au>Suwanai, Naokatsu</au><au>Tachigami, Atsushi</au><au>Hotta, Katsuhiko</au><au>Sahara, Masashi</au><au>Sato, Kazuhiko</au><aucorp>Renesas Technology Corp</aucorp><aucorp>Hitachi ULSI Systems Co., Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device and a method of manufacturing the same</title><date>2009-11-10</date><risdate>2009</risdate><abstract>A semiconductor IC device which includes a circuit region and a peripheral region on a main surface of a semiconductor substrate, a first insulating film formed over the main surface, external terminals arranged in the peripheral region and formed over the first insulating film, a conductive guard ring formed over the first insulating film and provided around the external terminals, and second insulating films formed in the internal region and the peripheral region, the second insulating film in the peripheral region is formed over the first insulating film and over the guard ring and is contacting the external terminals, the second insulating films of the circuit region and that of the peripheral region are separately formed and are isolated from each other. Separate second insulating film may be formed over the wirings of one or more of existing wiring levels of the semiconductor device.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07615848
source USPTO Issued Patents
title Semiconductor device and a method of manufacturing the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-13T02%3A27%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Uchikoshi,%20Ken&rft.aucorp=Renesas%20Technology%20Corp&rft.date=2009-11-10&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07615848%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true