Prefetching exception vectors by early lookup exception vectors within a cache memory
An integrated circuit processor core is provided with an instruction pipeline along which program instructions advance. When an exception condition occurs part way through execution of a particular program instruction, then a prefetch of the exception handling program instruction corresponding to th...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Burdass, Andrew |
description | An integrated circuit processor core is provided with an instruction pipeline along which program instructions advance. When an exception condition occurs part way through execution of a particular program instruction, then a prefetch of the exception handling program instruction corresponding to that exception is initiated before the currently executing program instruction has completed. In this way the exception handling program instruction is more rapidly available to start the exception processing. The early prefetch may involve performing a lookup in a cache memory and any necessary linefill upon a miss. In addition, the exception handling program instruction amy also be fed into the instruction pipeline before an instruction boundary is reached. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07613911</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07613911</sourcerecordid><originalsourceid>FETCH-uspatents_grants_076139113</originalsourceid><addsrcrecordid>eNrjZAgNKEpNSy1JzsjMS1dIrUhOLSjJzM9TKEtNLskvKlZIqlRITSzKqVTIyc_PLi3AoqI8swSoVyFRITkxOSNVITc1N7-okoeBNS0xpziVF0pzMyi4uYY4e-iWFhcklqTmlRTHpxclgigDczNDY0tDQ2MilAAA7_k6rg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Prefetching exception vectors by early lookup exception vectors within a cache memory</title><source>USPTO Issued Patents</source><creator>Burdass, Andrew</creator><creatorcontrib>Burdass, Andrew ; ARM Limited</creatorcontrib><description>An integrated circuit processor core is provided with an instruction pipeline along which program instructions advance. When an exception condition occurs part way through execution of a particular program instruction, then a prefetch of the exception handling program instruction corresponding to that exception is initiated before the currently executing program instruction has completed. In this way the exception handling program instruction is more rapidly available to start the exception processing. The early prefetch may involve performing a lookup in a cache memory and any necessary linefill upon a miss. In addition, the exception handling program instruction amy also be fed into the instruction pipeline before an instruction boundary is reached.</description><language>eng</language><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7613911$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,777,799,882,64018</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7613911$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Burdass, Andrew</creatorcontrib><creatorcontrib>ARM Limited</creatorcontrib><title>Prefetching exception vectors by early lookup exception vectors within a cache memory</title><description>An integrated circuit processor core is provided with an instruction pipeline along which program instructions advance. When an exception condition occurs part way through execution of a particular program instruction, then a prefetch of the exception handling program instruction corresponding to that exception is initiated before the currently executing program instruction has completed. In this way the exception handling program instruction is more rapidly available to start the exception processing. The early prefetch may involve performing a lookup in a cache memory and any necessary linefill upon a miss. In addition, the exception handling program instruction amy also be fed into the instruction pipeline before an instruction boundary is reached.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZAgNKEpNSy1JzsjMS1dIrUhOLSjJzM9TKEtNLskvKlZIqlRITSzKqVTIyc_PLi3AoqI8swSoVyFRITkxOSNVITc1N7-okoeBNS0xpziVF0pzMyi4uYY4e-iWFhcklqTmlRTHpxclgigDczNDY0tDQ2MilAAA7_k6rg</recordid><startdate>20091103</startdate><enddate>20091103</enddate><creator>Burdass, Andrew</creator><scope>EFH</scope></search><sort><creationdate>20091103</creationdate><title>Prefetching exception vectors by early lookup exception vectors within a cache memory</title><author>Burdass, Andrew</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_076139113</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Burdass, Andrew</creatorcontrib><creatorcontrib>ARM Limited</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Burdass, Andrew</au><aucorp>ARM Limited</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Prefetching exception vectors by early lookup exception vectors within a cache memory</title><date>2009-11-03</date><risdate>2009</risdate><abstract>An integrated circuit processor core is provided with an instruction pipeline along which program instructions advance. When an exception condition occurs part way through execution of a particular program instruction, then a prefetch of the exception handling program instruction corresponding to that exception is initiated before the currently executing program instruction has completed. In this way the exception handling program instruction is more rapidly available to start the exception processing. The early prefetch may involve performing a lookup in a cache memory and any necessary linefill upon a miss. In addition, the exception handling program instruction amy also be fed into the instruction pipeline before an instruction boundary is reached.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_07613911 |
source | USPTO Issued Patents |
title | Prefetching exception vectors by early lookup exception vectors within a cache memory |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T12%3A38%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Burdass,%20Andrew&rft.aucorp=ARM%20Limited&rft.date=2009-11-03&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07613911%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |