Comparators in IC with programmably controlled positive / negative hysteresis level and open-drain / push-pull output coupled to crossbar switch or rising / falling edge interrupt generation
An integrated circuit package includes a processing core for operating on a set of instructions to carry out predefined processes. A plurality of comparators perform compare operations within the integrated circuit package. At least one control register is associated with each of the plurality of co...
Gespeichert in:
Hauptverfasser: | , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Alfano, Donald E Allred, Danny J Piasecki, Douglas S Fernald, Kenneth W Leung, Ka Y Caloway, Brian Storvik, Alvin Highley, Paul Holberg, Douglas R |
description | An integrated circuit package includes a processing core for operating on a set of instructions to carry out predefined processes. A plurality of comparators perform compare operations within the integrated circuit package. At least one control register is associated with each of the plurality of comparators, and each of the plurality of comparators are software programmable to control a hysteresis of the comparators responsive to control bits established in the at least one control register of the comparator by the processing core. An amount of positive hysteresis is programmed via a first group of the control bits and an amount of negative hysteresis is programmed via a second group of the control bits. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07613901</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07613901</sourcerecordid><originalsourceid>FETCH-uspatents_grants_076139013</originalsourceid><addsrcrecordid>eNqNj0FOw1AMRLNhgYA7zAWitqoEYh0VwZ49chOTfOnn27L9i3o5zsYP4gCsZhbjN-Pb7nuQVckoxByp4G3AV4oFajIbrSud8xWjlDDJmSeoeIp0YexQeKZfu1w92NiTI_OFM6hMEOXST0aNuYNWX3qtOUNqaI1GrLrhQjCauJ_J4K14XCAGS57K3O4-KefN8TRzW9darGpg5sJtcpJy3920jPPDn951eDm9D699daXgEv7R3thk__R4OD7vD8d_RH4AfVdhpw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Comparators in IC with programmably controlled positive / negative hysteresis level and open-drain / push-pull output coupled to crossbar switch or rising / falling edge interrupt generation</title><source>USPTO Issued Patents</source><creator>Alfano, Donald E ; Allred, Danny J ; Piasecki, Douglas S ; Fernald, Kenneth W ; Leung, Ka Y ; Caloway, Brian ; Storvik, Alvin ; Highley, Paul ; Holberg, Douglas R</creator><creatorcontrib>Alfano, Donald E ; Allred, Danny J ; Piasecki, Douglas S ; Fernald, Kenneth W ; Leung, Ka Y ; Caloway, Brian ; Storvik, Alvin ; Highley, Paul ; Holberg, Douglas R ; Silicon Labs CP, Inc</creatorcontrib><description>An integrated circuit package includes a processing core for operating on a set of instructions to carry out predefined processes. A plurality of comparators perform compare operations within the integrated circuit package. At least one control register is associated with each of the plurality of comparators, and each of the plurality of comparators are software programmable to control a hysteresis of the comparators responsive to control bits established in the at least one control register of the comparator by the processing core. An amount of positive hysteresis is programmed via a first group of the control bits and an amount of negative hysteresis is programmed via a second group of the control bits.</description><language>eng</language><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7613901$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7613901$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Alfano, Donald E</creatorcontrib><creatorcontrib>Allred, Danny J</creatorcontrib><creatorcontrib>Piasecki, Douglas S</creatorcontrib><creatorcontrib>Fernald, Kenneth W</creatorcontrib><creatorcontrib>Leung, Ka Y</creatorcontrib><creatorcontrib>Caloway, Brian</creatorcontrib><creatorcontrib>Storvik, Alvin</creatorcontrib><creatorcontrib>Highley, Paul</creatorcontrib><creatorcontrib>Holberg, Douglas R</creatorcontrib><creatorcontrib>Silicon Labs CP, Inc</creatorcontrib><title>Comparators in IC with programmably controlled positive / negative hysteresis level and open-drain / push-pull output coupled to crossbar switch or rising / falling edge interrupt generation</title><description>An integrated circuit package includes a processing core for operating on a set of instructions to carry out predefined processes. A plurality of comparators perform compare operations within the integrated circuit package. At least one control register is associated with each of the plurality of comparators, and each of the plurality of comparators are software programmable to control a hysteresis of the comparators responsive to control bits established in the at least one control register of the comparator by the processing core. An amount of positive hysteresis is programmed via a first group of the control bits and an amount of negative hysteresis is programmed via a second group of the control bits.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNj0FOw1AMRLNhgYA7zAWitqoEYh0VwZ49chOTfOnn27L9i3o5zsYP4gCsZhbjN-Pb7nuQVckoxByp4G3AV4oFajIbrSud8xWjlDDJmSeoeIp0YexQeKZfu1w92NiTI_OFM6hMEOXST0aNuYNWX3qtOUNqaI1GrLrhQjCauJ_J4K14XCAGS57K3O4-KefN8TRzW9darGpg5sJtcpJy3920jPPDn951eDm9D699daXgEv7R3thk__R4OD7vD8d_RH4AfVdhpw</recordid><startdate>20091103</startdate><enddate>20091103</enddate><creator>Alfano, Donald E</creator><creator>Allred, Danny J</creator><creator>Piasecki, Douglas S</creator><creator>Fernald, Kenneth W</creator><creator>Leung, Ka Y</creator><creator>Caloway, Brian</creator><creator>Storvik, Alvin</creator><creator>Highley, Paul</creator><creator>Holberg, Douglas R</creator><scope>EFH</scope></search><sort><creationdate>20091103</creationdate><title>Comparators in IC with programmably controlled positive / negative hysteresis level and open-drain / push-pull output coupled to crossbar switch or rising / falling edge interrupt generation</title><author>Alfano, Donald E ; Allred, Danny J ; Piasecki, Douglas S ; Fernald, Kenneth W ; Leung, Ka Y ; Caloway, Brian ; Storvik, Alvin ; Highley, Paul ; Holberg, Douglas R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_076139013</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Alfano, Donald E</creatorcontrib><creatorcontrib>Allred, Danny J</creatorcontrib><creatorcontrib>Piasecki, Douglas S</creatorcontrib><creatorcontrib>Fernald, Kenneth W</creatorcontrib><creatorcontrib>Leung, Ka Y</creatorcontrib><creatorcontrib>Caloway, Brian</creatorcontrib><creatorcontrib>Storvik, Alvin</creatorcontrib><creatorcontrib>Highley, Paul</creatorcontrib><creatorcontrib>Holberg, Douglas R</creatorcontrib><creatorcontrib>Silicon Labs CP, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Alfano, Donald E</au><au>Allred, Danny J</au><au>Piasecki, Douglas S</au><au>Fernald, Kenneth W</au><au>Leung, Ka Y</au><au>Caloway, Brian</au><au>Storvik, Alvin</au><au>Highley, Paul</au><au>Holberg, Douglas R</au><aucorp>Silicon Labs CP, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Comparators in IC with programmably controlled positive / negative hysteresis level and open-drain / push-pull output coupled to crossbar switch or rising / falling edge interrupt generation</title><date>2009-11-03</date><risdate>2009</risdate><abstract>An integrated circuit package includes a processing core for operating on a set of instructions to carry out predefined processes. A plurality of comparators perform compare operations within the integrated circuit package. At least one control register is associated with each of the plurality of comparators, and each of the plurality of comparators are software programmable to control a hysteresis of the comparators responsive to control bits established in the at least one control register of the comparator by the processing core. An amount of positive hysteresis is programmed via a first group of the control bits and an amount of negative hysteresis is programmed via a second group of the control bits.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_07613901 |
source | USPTO Issued Patents |
title | Comparators in IC with programmably controlled positive / negative hysteresis level and open-drain / push-pull output coupled to crossbar switch or rising / falling edge interrupt generation |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T07%3A45%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Alfano,%20Donald%20E&rft.aucorp=Silicon%20Labs%20CP,%20Inc&rft.date=2009-11-03&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07613901%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |