Method of fabricating semiconductor device by exposing upper sidewalls of contact plug to form charge storage electrode
According to some embodiments, a method includes forming at least two contact plugs that penetrate an insulating layer to connect with a semiconductor substrate. The contact plugs have an upper surface and upper sidewalls that are higher than a top surface of the insulating layer. An etch stop cover...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Lee, Ho-Ouk Jung, Se-Min |
description | According to some embodiments, a method includes forming at least two contact plugs that penetrate an insulating layer to connect with a semiconductor substrate. The contact plugs have an upper surface and upper sidewalls that are higher than a top surface of the insulating layer. An etch stop covers the contact plugs and the insulating layer, and a molding layer is formed over the etch stop layer. The molding layer is etched to form a molding pattern having an opening. A bottom of the opening includes a central region that exposes the etch stop on the upper surface and a peripheral region that extends from the central region and the etch stop layer. The etch stop is etched to expose the upper surface. Storage electrodes are formed to contact the contact plugs. The molding pattern is removed to expose the storage electrodes. Other embodiments are described and claimed. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07605035</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07605035</sourcerecordid><originalsourceid>FETCH-uspatents_grants_076050353</originalsourceid><addsrcrecordid>eNqNzEEKwjAQheFuXIh6h7mAUCjVA4jFjTv3Mk0maSDthMzE6u1twQO4-jffe9tqvpMObIEdOOxzMKhh8iA0BsOTLUY5g6VXMAT9B-idWFZQUqIMEizNGKOs-8UrGoUUiwdlcJxHMANmTyDLDS6lSEYzW9pXG4dR6PDrroLu-rjcjkUSKk0qT59xTX0-1W3dtM0f5AtRMkdB</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method of fabricating semiconductor device by exposing upper sidewalls of contact plug to form charge storage electrode</title><source>USPTO Issued Patents</source><creator>Lee, Ho-Ouk ; Jung, Se-Min</creator><creatorcontrib>Lee, Ho-Ouk ; Jung, Se-Min ; Samsung Electronics Co., Ltd</creatorcontrib><description>According to some embodiments, a method includes forming at least two contact plugs that penetrate an insulating layer to connect with a semiconductor substrate. The contact plugs have an upper surface and upper sidewalls that are higher than a top surface of the insulating layer. An etch stop covers the contact plugs and the insulating layer, and a molding layer is formed over the etch stop layer. The molding layer is etched to form a molding pattern having an opening. A bottom of the opening includes a central region that exposes the etch stop on the upper surface and a peripheral region that extends from the central region and the etch stop layer. The etch stop is etched to expose the upper surface. Storage electrodes are formed to contact the contact plugs. The molding pattern is removed to expose the storage electrodes. Other embodiments are described and claimed.</description><language>eng</language><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7605035$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7605035$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lee, Ho-Ouk</creatorcontrib><creatorcontrib>Jung, Se-Min</creatorcontrib><creatorcontrib>Samsung Electronics Co., Ltd</creatorcontrib><title>Method of fabricating semiconductor device by exposing upper sidewalls of contact plug to form charge storage electrode</title><description>According to some embodiments, a method includes forming at least two contact plugs that penetrate an insulating layer to connect with a semiconductor substrate. The contact plugs have an upper surface and upper sidewalls that are higher than a top surface of the insulating layer. An etch stop covers the contact plugs and the insulating layer, and a molding layer is formed over the etch stop layer. The molding layer is etched to form a molding pattern having an opening. A bottom of the opening includes a central region that exposes the etch stop on the upper surface and a peripheral region that extends from the central region and the etch stop layer. The etch stop is etched to expose the upper surface. Storage electrodes are formed to contact the contact plugs. The molding pattern is removed to expose the storage electrodes. Other embodiments are described and claimed.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNzEEKwjAQheFuXIh6h7mAUCjVA4jFjTv3Mk0maSDthMzE6u1twQO4-jffe9tqvpMObIEdOOxzMKhh8iA0BsOTLUY5g6VXMAT9B-idWFZQUqIMEizNGKOs-8UrGoUUiwdlcJxHMANmTyDLDS6lSEYzW9pXG4dR6PDrroLu-rjcjkUSKk0qT59xTX0-1W3dtM0f5AtRMkdB</recordid><startdate>20091020</startdate><enddate>20091020</enddate><creator>Lee, Ho-Ouk</creator><creator>Jung, Se-Min</creator><scope>EFH</scope></search><sort><creationdate>20091020</creationdate><title>Method of fabricating semiconductor device by exposing upper sidewalls of contact plug to form charge storage electrode</title><author>Lee, Ho-Ouk ; Jung, Se-Min</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_076050353</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Lee, Ho-Ouk</creatorcontrib><creatorcontrib>Jung, Se-Min</creatorcontrib><creatorcontrib>Samsung Electronics Co., Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lee, Ho-Ouk</au><au>Jung, Se-Min</au><aucorp>Samsung Electronics Co., Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method of fabricating semiconductor device by exposing upper sidewalls of contact plug to form charge storage electrode</title><date>2009-10-20</date><risdate>2009</risdate><abstract>According to some embodiments, a method includes forming at least two contact plugs that penetrate an insulating layer to connect with a semiconductor substrate. The contact plugs have an upper surface and upper sidewalls that are higher than a top surface of the insulating layer. An etch stop covers the contact plugs and the insulating layer, and a molding layer is formed over the etch stop layer. The molding layer is etched to form a molding pattern having an opening. A bottom of the opening includes a central region that exposes the etch stop on the upper surface and a peripheral region that extends from the central region and the etch stop layer. The etch stop is etched to expose the upper surface. Storage electrodes are formed to contact the contact plugs. The molding pattern is removed to expose the storage electrodes. Other embodiments are described and claimed.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_07605035 |
source | USPTO Issued Patents |
title | Method of fabricating semiconductor device by exposing upper sidewalls of contact plug to form charge storage electrode |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T05%3A05%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lee,%20Ho-Ouk&rft.aucorp=Samsung%20Electronics%20Co.,%20Ltd&rft.date=2009-10-20&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07605035%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |