Packet switch and switching method for switching variable length packets

A packet switch for switching variable length packets, where each output port interface includes a buffer memory for storing transmission packets, a transmission priority controller for classifying, based on a predetermined algorithm, transmission packets passed from a packet switching unit into a p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Aimoto, Takeshi
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Aimoto, Takeshi
description A packet switch for switching variable length packets, where each output port interface includes a buffer memory for storing transmission packets, a transmission priority controller for classifying, based on a predetermined algorithm, transmission packets passed from a packet switching unit into a plurality of queue groups to which individual bandwidths are assigned respectively, and queuing the transmission packets in the buffer memory so as to form a plurality of queues according to transmission priority in each of the queue groups and a packet read-out controller for reading out the transmission packets from each of the queue groups in the buffer memory according to the order of transmission priority of the packets while guaranteeing the bandwidth assigned to the queue group.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07602783</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07602783</sourcerecordid><originalsourceid>FETCH-uspatents_grants_076027833</originalsourceid><addsrcrecordid>eNrjZPAISEzOTi1RKC7PLEnOUEjMS4EyM_PSFXJTSzLyUxTS8ouQBMsSizITk3JSFXJS89JLMhQKwAYU8zCwpiXmFKfyQmluBgU31xBnD93S4oLEktS8kuL49KJEEGVgbmZgZG5hbEyEEgCB7zV3</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Packet switch and switching method for switching variable length packets</title><source>USPTO Issued Patents</source><creator>Aimoto, Takeshi</creator><creatorcontrib>Aimoto, Takeshi ; Hitachi, Ltd</creatorcontrib><description>A packet switch for switching variable length packets, where each output port interface includes a buffer memory for storing transmission packets, a transmission priority controller for classifying, based on a predetermined algorithm, transmission packets passed from a packet switching unit into a plurality of queue groups to which individual bandwidths are assigned respectively, and queuing the transmission packets in the buffer memory so as to form a plurality of queues according to transmission priority in each of the queue groups and a packet read-out controller for reading out the transmission packets from each of the queue groups in the buffer memory according to the order of transmission priority of the packets while guaranteeing the bandwidth assigned to the queue group.</description><language>eng</language><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7602783$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7602783$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Aimoto, Takeshi</creatorcontrib><creatorcontrib>Hitachi, Ltd</creatorcontrib><title>Packet switch and switching method for switching variable length packets</title><description>A packet switch for switching variable length packets, where each output port interface includes a buffer memory for storing transmission packets, a transmission priority controller for classifying, based on a predetermined algorithm, transmission packets passed from a packet switching unit into a plurality of queue groups to which individual bandwidths are assigned respectively, and queuing the transmission packets in the buffer memory so as to form a plurality of queues according to transmission priority in each of the queue groups and a packet read-out controller for reading out the transmission packets from each of the queue groups in the buffer memory according to the order of transmission priority of the packets while guaranteeing the bandwidth assigned to the queue group.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZPAISEzOTi1RKC7PLEnOUEjMS4EyM_PSFXJTSzLyUxTS8ouQBMsSizITk3JSFXJS89JLMhQKwAYU8zCwpiXmFKfyQmluBgU31xBnD93S4oLEktS8kuL49KJEEGVgbmZgZG5hbEyEEgCB7zV3</recordid><startdate>20091013</startdate><enddate>20091013</enddate><creator>Aimoto, Takeshi</creator><scope>EFH</scope></search><sort><creationdate>20091013</creationdate><title>Packet switch and switching method for switching variable length packets</title><author>Aimoto, Takeshi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_076027833</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Aimoto, Takeshi</creatorcontrib><creatorcontrib>Hitachi, Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Aimoto, Takeshi</au><aucorp>Hitachi, Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Packet switch and switching method for switching variable length packets</title><date>2009-10-13</date><risdate>2009</risdate><abstract>A packet switch for switching variable length packets, where each output port interface includes a buffer memory for storing transmission packets, a transmission priority controller for classifying, based on a predetermined algorithm, transmission packets passed from a packet switching unit into a plurality of queue groups to which individual bandwidths are assigned respectively, and queuing the transmission packets in the buffer memory so as to form a plurality of queues according to transmission priority in each of the queue groups and a packet read-out controller for reading out the transmission packets from each of the queue groups in the buffer memory according to the order of transmission priority of the packets while guaranteeing the bandwidth assigned to the queue group.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07602783
source USPTO Issued Patents
title Packet switch and switching method for switching variable length packets
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T16%3A22%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Aimoto,%20Takeshi&rft.aucorp=Hitachi,%20Ltd&rft.date=2009-10-13&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07602783%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true