Integrated circuit having resistive memory cells

A memory includes an array of memory cells, each memory cell including resistive material, a first insulation material laterally surrounding the resistive material of each memory cell, and a heat spreader between the memory cells to thermally isolate each memory cell.

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Happ, Thomas, Schwerin, Ulrike Gruening-von, Philipp, Jan Boris
Format:	Patent
Sprache:	eng
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Happ, Thomas Schwerin, Ulrike Gruening-von Philipp, Jan Boris
description	A memory includes an array of memory cells, each memory cell including resistive material, a first insulation material laterally surrounding the resistive material of each memory cell, and a heat spreader between the memory cells to thermally isolate each memory cell.
format	Patent
fullrecord	<record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07601995</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07601995</sourcerecordid><originalsourceid>FETCH-uspatents_grants_076019953</originalsourceid><addsrcrecordid>eNrjZDDwzCtJTS9KLElNUUjOLEouzSxRyEgsy8xLVyhKLc4sLsksS1XITc3NL6pUSE7NySnmYWBNS8wpTuWF0twMCm6uIc4euqXFBUBT8kqK44HGgSgDczMDQ0tLU2MilAAAaGIssA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated circuit having resistive memory cells</title><source>USPTO Issued Patents</source><creator>Happ, Thomas ; Schwerin, Ulrike Gruening-von ; Philipp, Jan Boris</creator><creatorcontrib>Happ, Thomas ; Schwerin, Ulrike Gruening-von ; Philipp, Jan Boris ; Infineon Technologies AG</creatorcontrib><description>A memory includes an array of memory cells, each memory cell including resistive material, a first insulation material laterally surrounding the resistive material of each memory cell, and a heat spreader between the memory cells to thermally isolate each memory cell.</description><language>eng</language><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7601995$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7601995$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Happ, Thomas</creatorcontrib><creatorcontrib>Schwerin, Ulrike Gruening-von</creatorcontrib><creatorcontrib>Philipp, Jan Boris</creatorcontrib><creatorcontrib>Infineon Technologies AG</creatorcontrib><title>Integrated circuit having resistive memory cells</title><description>A memory includes an array of memory cells, each memory cell including resistive material, a first insulation material laterally surrounding the resistive material of each memory cell, and a heat spreader between the memory cells to thermally isolate each memory cell.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDDwzCtJTS9KLElNUUjOLEouzSxRyEgsy8xLVyhKLc4sLsksS1XITc3NL6pUSE7NySnmYWBNS8wpTuWF0twMCm6uIc4euqXFBUBT8kqK44HGgSgDczMDQ0tLU2MilAAAaGIssA</recordid><startdate>20091013</startdate><enddate>20091013</enddate><creator>Happ, Thomas</creator><creator>Schwerin, Ulrike Gruening-von</creator><creator>Philipp, Jan Boris</creator><scope>EFH</scope></search><sort><creationdate>20091013</creationdate><title>Integrated circuit having resistive memory cells</title><author>Happ, Thomas ; Schwerin, Ulrike Gruening-von ; Philipp, Jan Boris</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_076019953</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Happ, Thomas</creatorcontrib><creatorcontrib>Schwerin, Ulrike Gruening-von</creatorcontrib><creatorcontrib>Philipp, Jan Boris</creatorcontrib><creatorcontrib>Infineon Technologies AG</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Happ, Thomas</au><au>Schwerin, Ulrike Gruening-von</au><au>Philipp, Jan Boris</au><aucorp>Infineon Technologies AG</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated circuit having resistive memory cells</title><date>2009-10-13</date><risdate>2009</risdate><abstract>A memory includes an array of memory cells, each memory cell including resistive material, a first insulation material laterally surrounding the resistive material of each memory cell, and a heat spreader between the memory cells to thermally isolate each memory cell.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_uspatents_grants_07601995
source	USPTO Issued Patents
title	Integrated circuit having resistive memory cells
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T13%3A04%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Happ,%20Thomas&rft.aucorp=Infineon%20Technologies%20AG&rft.date=2009-10-13&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07601995%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true