Semiconductor memory device and method for operating the same

A read command AL shifting unit shifts a read command for a predetermined additive latency, to output a shifted read command. A write command AL shifting unit shifts a write command for the predetermined additive latency to output a first shifted write command. A write command CL shifting unit shift...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Cho, Ho-Youb
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!