Method and system for evaluating statistical sensitivity credit in path-based hybrid multi-corner static timing analysis

Methods, systems and computer program products for analyzing a timing design of an integrated circuit are disclosed. According to an embodiment, a method for analyzing a timing design of an integrated circuit comprises: providing an initial static timing analysis of the integrated circuit; selecting...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Buck, Nathan C, Dubuque, John P, Foreman, Eric A, Habitz, Peter A, Kalafala, Kerim, Qi, Peihua, Visweswariah, Chandramouli, Wang, Xiaoyue
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Buck, Nathan C
Dubuque, John P
Foreman, Eric A
Habitz, Peter A
Kalafala, Kerim
Qi, Peihua
Visweswariah, Chandramouli
Wang, Xiaoyue
description Methods, systems and computer program products for analyzing a timing design of an integrated circuit are disclosed. According to an embodiment, a method for analyzing a timing design of an integrated circuit comprises: providing an initial static timing analysis of the integrated circuit; selecting a static timing test with respect to a static timing test point based on the initial static timing analysis; selecting a timing path leading to the static timing test point for the static timing test; determining an integrated slack path variability for the timing path based on a joint probability distribution of at least one statistically independent parameter; and analyzing the timing design based on the integrated slack path variability.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07555740</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07555740</sourcerecordid><originalsourceid>FETCH-uspatents_grants_075557403</originalsourceid><addsrcrecordid>eNqNzEEKwkAMQNFuXIh6h1ygUNDSA4jixp17SWfSNjBNZZIpzu1t0QO4epvP3xbvO9kweUDxoFmNRuimCDRjSGgsPagtqrHDAEqibDyzZXCRPBuwwAttKFtU8jDkNrKHMQXj0k1RKH4HDozHdYeCISvrvth0GJQOP3cFXC-P861MuvxITJ99xJWqqeu6OVXHP5IP4w1IMQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and system for evaluating statistical sensitivity credit in path-based hybrid multi-corner static timing analysis</title><source>USPTO Issued Patents</source><creator>Buck, Nathan C ; Dubuque, John P ; Foreman, Eric A ; Habitz, Peter A ; Kalafala, Kerim ; Qi, Peihua ; Visweswariah, Chandramouli ; Wang, Xiaoyue</creator><creatorcontrib>Buck, Nathan C ; Dubuque, John P ; Foreman, Eric A ; Habitz, Peter A ; Kalafala, Kerim ; Qi, Peihua ; Visweswariah, Chandramouli ; Wang, Xiaoyue ; International Business Machines Corporation</creatorcontrib><description>Methods, systems and computer program products for analyzing a timing design of an integrated circuit are disclosed. According to an embodiment, a method for analyzing a timing design of an integrated circuit comprises: providing an initial static timing analysis of the integrated circuit; selecting a static timing test with respect to a static timing test point based on the initial static timing analysis; selecting a timing path leading to the static timing test point for the static timing test; determining an integrated slack path variability for the timing path based on a joint probability distribution of at least one statistically independent parameter; and analyzing the timing design based on the integrated slack path variability.</description><language>eng</language><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7555740$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7555740$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Buck, Nathan C</creatorcontrib><creatorcontrib>Dubuque, John P</creatorcontrib><creatorcontrib>Foreman, Eric A</creatorcontrib><creatorcontrib>Habitz, Peter A</creatorcontrib><creatorcontrib>Kalafala, Kerim</creatorcontrib><creatorcontrib>Qi, Peihua</creatorcontrib><creatorcontrib>Visweswariah, Chandramouli</creatorcontrib><creatorcontrib>Wang, Xiaoyue</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Method and system for evaluating statistical sensitivity credit in path-based hybrid multi-corner static timing analysis</title><description>Methods, systems and computer program products for analyzing a timing design of an integrated circuit are disclosed. According to an embodiment, a method for analyzing a timing design of an integrated circuit comprises: providing an initial static timing analysis of the integrated circuit; selecting a static timing test with respect to a static timing test point based on the initial static timing analysis; selecting a timing path leading to the static timing test point for the static timing test; determining an integrated slack path variability for the timing path based on a joint probability distribution of at least one statistically independent parameter; and analyzing the timing design based on the integrated slack path variability.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNzEEKwkAMQNFuXIh6h1ygUNDSA4jixp17SWfSNjBNZZIpzu1t0QO4epvP3xbvO9kweUDxoFmNRuimCDRjSGgsPagtqrHDAEqibDyzZXCRPBuwwAttKFtU8jDkNrKHMQXj0k1RKH4HDozHdYeCISvrvth0GJQOP3cFXC-P861MuvxITJ99xJWqqeu6OVXHP5IP4w1IMQ</recordid><startdate>20090630</startdate><enddate>20090630</enddate><creator>Buck, Nathan C</creator><creator>Dubuque, John P</creator><creator>Foreman, Eric A</creator><creator>Habitz, Peter A</creator><creator>Kalafala, Kerim</creator><creator>Qi, Peihua</creator><creator>Visweswariah, Chandramouli</creator><creator>Wang, Xiaoyue</creator><scope>EFH</scope></search><sort><creationdate>20090630</creationdate><title>Method and system for evaluating statistical sensitivity credit in path-based hybrid multi-corner static timing analysis</title><author>Buck, Nathan C ; Dubuque, John P ; Foreman, Eric A ; Habitz, Peter A ; Kalafala, Kerim ; Qi, Peihua ; Visweswariah, Chandramouli ; Wang, Xiaoyue</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_075557403</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Buck, Nathan C</creatorcontrib><creatorcontrib>Dubuque, John P</creatorcontrib><creatorcontrib>Foreman, Eric A</creatorcontrib><creatorcontrib>Habitz, Peter A</creatorcontrib><creatorcontrib>Kalafala, Kerim</creatorcontrib><creatorcontrib>Qi, Peihua</creatorcontrib><creatorcontrib>Visweswariah, Chandramouli</creatorcontrib><creatorcontrib>Wang, Xiaoyue</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Buck, Nathan C</au><au>Dubuque, John P</au><au>Foreman, Eric A</au><au>Habitz, Peter A</au><au>Kalafala, Kerim</au><au>Qi, Peihua</au><au>Visweswariah, Chandramouli</au><au>Wang, Xiaoyue</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and system for evaluating statistical sensitivity credit in path-based hybrid multi-corner static timing analysis</title><date>2009-06-30</date><risdate>2009</risdate><abstract>Methods, systems and computer program products for analyzing a timing design of an integrated circuit are disclosed. According to an embodiment, a method for analyzing a timing design of an integrated circuit comprises: providing an initial static timing analysis of the integrated circuit; selecting a static timing test with respect to a static timing test point based on the initial static timing analysis; selecting a timing path leading to the static timing test point for the static timing test; determining an integrated slack path variability for the timing path based on a joint probability distribution of at least one statistically independent parameter; and analyzing the timing design based on the integrated slack path variability.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07555740
source USPTO Issued Patents
title Method and system for evaluating statistical sensitivity credit in path-based hybrid multi-corner static timing analysis
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T04%3A14%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Buck,%20Nathan%20C&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2009-06-30&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07555740%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true