Interconnect structure and method of fabrication of same

A damascene wire and method of forming the wire. The method including: forming a mask layer on a top surface of a dielectric layer; forming an opening in the mask layer; forming a trench in the dielectric layer where the dielectric layer is not protected by the mask layer; recessing the sidewalls of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Yang, Chih-Chao, Clevenger, Lawrence A, Cowley, Andrew P, Dalton, Timothy J, Yoon, Meeyoung H
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Yang, Chih-Chao
Clevenger, Lawrence A
Cowley, Andrew P
Dalton, Timothy J
Yoon, Meeyoung H
description A damascene wire and method of forming the wire. The method including: forming a mask layer on a top surface of a dielectric layer; forming an opening in the mask layer; forming a trench in the dielectric layer where the dielectric layer is not protected by the mask layer; recessing the sidewalls of the trench under the mask layer; forming a conformal conductive liner on all exposed surface of the trench and the mask layer; filling the trench with a core electrical conductor; removing portions of the conductive liner extending above the top surface of the dielectric layer and removing the mask layer; and forming a conductive cap on a top surface of the core conductor. The structure includes a core conductor clad in a conductive liner and a conductive capping layer in contact with the top surface of the core conductor that is not covered by the conductive liner.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07528493</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07528493</sourcerecordid><originalsourceid>FETCH-uspatents_grants_075284933</originalsourceid><addsrcrecordid>eNrjZLDwzCtJLUrOz8tLTS5RKC4pKk0uKS1KVUjMS1HITS3JyE9RyE9TSEtMKspMTizJzM8DcYsTc1N5GFjTEnOKU3mhNDeDgptriLOHbmlxQWJJal5JcXx6USKIMjA3NbIwsTQ2JkIJAPP8L1w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Interconnect structure and method of fabrication of same</title><source>USPTO Issued Patents</source><creator>Yang, Chih-Chao ; Clevenger, Lawrence A ; Cowley, Andrew P ; Dalton, Timothy J ; Yoon, Meeyoung H</creator><creatorcontrib>Yang, Chih-Chao ; Clevenger, Lawrence A ; Cowley, Andrew P ; Dalton, Timothy J ; Yoon, Meeyoung H ; International Business Machines Corporation</creatorcontrib><description>A damascene wire and method of forming the wire. The method including: forming a mask layer on a top surface of a dielectric layer; forming an opening in the mask layer; forming a trench in the dielectric layer where the dielectric layer is not protected by the mask layer; recessing the sidewalls of the trench under the mask layer; forming a conformal conductive liner on all exposed surface of the trench and the mask layer; filling the trench with a core electrical conductor; removing portions of the conductive liner extending above the top surface of the dielectric layer and removing the mask layer; and forming a conductive cap on a top surface of the core conductor. The structure includes a core conductor clad in a conductive liner and a conductive capping layer in contact with the top surface of the core conductor that is not covered by the conductive liner.</description><language>eng</language><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7528493$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7528493$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Yang, Chih-Chao</creatorcontrib><creatorcontrib>Clevenger, Lawrence A</creatorcontrib><creatorcontrib>Cowley, Andrew P</creatorcontrib><creatorcontrib>Dalton, Timothy J</creatorcontrib><creatorcontrib>Yoon, Meeyoung H</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Interconnect structure and method of fabrication of same</title><description>A damascene wire and method of forming the wire. The method including: forming a mask layer on a top surface of a dielectric layer; forming an opening in the mask layer; forming a trench in the dielectric layer where the dielectric layer is not protected by the mask layer; recessing the sidewalls of the trench under the mask layer; forming a conformal conductive liner on all exposed surface of the trench and the mask layer; filling the trench with a core electrical conductor; removing portions of the conductive liner extending above the top surface of the dielectric layer and removing the mask layer; and forming a conductive cap on a top surface of the core conductor. The structure includes a core conductor clad in a conductive liner and a conductive capping layer in contact with the top surface of the core conductor that is not covered by the conductive liner.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLDwzCtJLUrOz8tLTS5RKC4pKk0uKS1KVUjMS1HITS3JyE9RyE9TSEtMKspMTizJzM8DcYsTc1N5GFjTEnOKU3mhNDeDgptriLOHbmlxQWJJal5JcXx6USKIMjA3NbIwsTQ2JkIJAPP8L1w</recordid><startdate>20090505</startdate><enddate>20090505</enddate><creator>Yang, Chih-Chao</creator><creator>Clevenger, Lawrence A</creator><creator>Cowley, Andrew P</creator><creator>Dalton, Timothy J</creator><creator>Yoon, Meeyoung H</creator><scope>EFH</scope></search><sort><creationdate>20090505</creationdate><title>Interconnect structure and method of fabrication of same</title><author>Yang, Chih-Chao ; Clevenger, Lawrence A ; Cowley, Andrew P ; Dalton, Timothy J ; Yoon, Meeyoung H</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_075284933</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Yang, Chih-Chao</creatorcontrib><creatorcontrib>Clevenger, Lawrence A</creatorcontrib><creatorcontrib>Cowley, Andrew P</creatorcontrib><creatorcontrib>Dalton, Timothy J</creatorcontrib><creatorcontrib>Yoon, Meeyoung H</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yang, Chih-Chao</au><au>Clevenger, Lawrence A</au><au>Cowley, Andrew P</au><au>Dalton, Timothy J</au><au>Yoon, Meeyoung H</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Interconnect structure and method of fabrication of same</title><date>2009-05-05</date><risdate>2009</risdate><abstract>A damascene wire and method of forming the wire. The method including: forming a mask layer on a top surface of a dielectric layer; forming an opening in the mask layer; forming a trench in the dielectric layer where the dielectric layer is not protected by the mask layer; recessing the sidewalls of the trench under the mask layer; forming a conformal conductive liner on all exposed surface of the trench and the mask layer; filling the trench with a core electrical conductor; removing portions of the conductive liner extending above the top surface of the dielectric layer and removing the mask layer; and forming a conductive cap on a top surface of the core conductor. The structure includes a core conductor clad in a conductive liner and a conductive capping layer in contact with the top surface of the core conductor that is not covered by the conductive liner.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07528493
source USPTO Issued Patents
title Interconnect structure and method of fabrication of same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T12%3A56%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Yang,%20Chih-Chao&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2009-05-05&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07528493%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true