Silicon wafer thinning end point method
Disclosed are a method of and system for fabricating a semiconductor wafer. The method comprises the steps of providing a silicon wafer having a front side an a back side, building an integrated circuit on the front side of the wafer, and thereafter removing substrate from the back side of the silic...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Codding, Steven R Krywanczyk, Timothy C Sprogis, Edmund J |
| description | Disclosed are a method of and system for fabricating a semiconductor wafer. The method comprises the steps of providing a silicon wafer having a front side an a back side, building an integrated circuit on the front side of the wafer, and thereafter removing substrate from the back side of the silicon wafer. The building step includes the steps of forming a desired structure in the wafer, and forming an end structure in the wafer, said end structure extending to a greater depth, toward the back side of the wafer, than the desired structure. Also, the removing step includes the step of removing said substrate only to the end structure, whereby no part of the desired structure is removed during the removing step. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07498236</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07498236</sourcerecordid><originalsourceid>FETCH-uspatents_grants_074982363</originalsourceid><addsrcrecordid>eNrjZFAPzszJTM7PUyhPTEstUijJyMzLy8xLV0jNS1EoyM_MK1HITS3JyE_hYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDcxNLCyNjMmAglAHbsKNE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Silicon wafer thinning end point method</title><source>USPTO Issued Patents</source><creator>Codding, Steven R ; Krywanczyk, Timothy C ; Sprogis, Edmund J</creator><creatorcontrib>Codding, Steven R ; Krywanczyk, Timothy C ; Sprogis, Edmund J ; International Business Machines Corporation</creatorcontrib><description>Disclosed are a method of and system for fabricating a semiconductor wafer. The method comprises the steps of providing a silicon wafer having a front side an a back side, building an integrated circuit on the front side of the wafer, and thereafter removing substrate from the back side of the silicon wafer. The building step includes the steps of forming a desired structure in the wafer, and forming an end structure in the wafer, said end structure extending to a greater depth, toward the back side of the wafer, than the desired structure. Also, the removing step includes the step of removing said substrate only to the end structure, whereby no part of the desired structure is removed during the removing step.</description><language>eng</language><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7498236$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,309,781,803,886,64041</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7498236$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Codding, Steven R</creatorcontrib><creatorcontrib>Krywanczyk, Timothy C</creatorcontrib><creatorcontrib>Sprogis, Edmund J</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Silicon wafer thinning end point method</title><description>Disclosed are a method of and system for fabricating a semiconductor wafer. The method comprises the steps of providing a silicon wafer having a front side an a back side, building an integrated circuit on the front side of the wafer, and thereafter removing substrate from the back side of the silicon wafer. The building step includes the steps of forming a desired structure in the wafer, and forming an end structure in the wafer, said end structure extending to a greater depth, toward the back side of the wafer, than the desired structure. Also, the removing step includes the step of removing said substrate only to the end structure, whereby no part of the desired structure is removed during the removing step.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZFAPzszJTM7PUyhPTEstUijJyMzLy8xLV0jNS1EoyM_MK1HITS3JyE_hYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDcxNLCyNjMmAglAHbsKNE</recordid><startdate>20090303</startdate><enddate>20090303</enddate><creator>Codding, Steven R</creator><creator>Krywanczyk, Timothy C</creator><creator>Sprogis, Edmund J</creator><scope>EFH</scope></search><sort><creationdate>20090303</creationdate><title>Silicon wafer thinning end point method</title><author>Codding, Steven R ; Krywanczyk, Timothy C ; Sprogis, Edmund J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_074982363</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Codding, Steven R</creatorcontrib><creatorcontrib>Krywanczyk, Timothy C</creatorcontrib><creatorcontrib>Sprogis, Edmund J</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Codding, Steven R</au><au>Krywanczyk, Timothy C</au><au>Sprogis, Edmund J</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Silicon wafer thinning end point method</title><date>2009-03-03</date><risdate>2009</risdate><abstract>Disclosed are a method of and system for fabricating a semiconductor wafer. The method comprises the steps of providing a silicon wafer having a front side an a back side, building an integrated circuit on the front side of the wafer, and thereafter removing substrate from the back side of the silicon wafer. The building step includes the steps of forming a desired structure in the wafer, and forming an end structure in the wafer, said end structure extending to a greater depth, toward the back side of the wafer, than the desired structure. Also, the removing step includes the step of removing said substrate only to the end structure, whereby no part of the desired structure is removed during the removing step.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_07498236 |
| source | USPTO Issued Patents |
| title | Silicon wafer thinning end point method |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T08%3A24%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Codding,%20Steven%20R&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2009-03-03&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07498236%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |