Methods and apparatus for packaging integrated circuit devices

An integrally packaged integrated circuit device including an integrated circuit die including a crystalline substrate having first and second generally planar surfaces and edge surfaces and semiconductor circuitry formed over the first generally planar surface, at least one chip scale packaging lay...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Zilber, Gil, Aksenton, Julia, Oganesian, Vage
Format:	Patent
Sprache:	eng
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Zilber, Gil Aksenton, Julia Oganesian, Vage
description	An integrally packaged integrated circuit device including an integrated circuit die including a crystalline substrate having first and second generally planar surfaces and edge surfaces and semiconductor circuitry formed over the first generally planar surface, at least one chip scale packaging layer formed over the semiconductor circuitry and the first generally planar surface, an insulation layer formed over the second generally planar surface and the edge surfaces and at least one electrical conductor formed directly on the insulation layer overlying the second generally planar surface, the at least one electrical conductor being connected to the circuitry by at least one pad formed directly on the first generally planar surface.
format	Patent
fullrecord	<record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07495341</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07495341</sourcerecordid><originalsourceid>FETCH-uspatents_grants_074953413</originalsourceid><addsrcrecordid>eNrjZLDzTS3JyE8pVkjMS1FILChILEosKS1WSMsvUihITM5OTM_MS1fIzCtJTQdKpKYoJGcWJZdmliikpJZlJqcW8zCwpiXmFKfyQmluBgU31xBnD93S4gKg-ryS4nigRhBlYG5iaWpsYmhMhBIAO7Ixtg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods and apparatus for packaging integrated circuit devices</title><source>USPTO Issued Patents</source><creator>Zilber, Gil ; Aksenton, Julia ; Oganesian, Vage</creator><creatorcontrib>Zilber, Gil ; Aksenton, Julia ; Oganesian, Vage ; Tessera Technologies Hungary Kft</creatorcontrib><description>An integrally packaged integrated circuit device including an integrated circuit die including a crystalline substrate having first and second generally planar surfaces and edge surfaces and semiconductor circuitry formed over the first generally planar surface, at least one chip scale packaging layer formed over the semiconductor circuitry and the first generally planar surface, an insulation layer formed over the second generally planar surface and the edge surfaces and at least one electrical conductor formed directly on the insulation layer overlying the second generally planar surface, the at least one electrical conductor being connected to the circuitry by at least one pad formed directly on the first generally planar surface.</description><language>eng</language><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7495341$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7495341$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Zilber, Gil</creatorcontrib><creatorcontrib>Aksenton, Julia</creatorcontrib><creatorcontrib>Oganesian, Vage</creatorcontrib><creatorcontrib>Tessera Technologies Hungary Kft</creatorcontrib><title>Methods and apparatus for packaging integrated circuit devices</title><description>An integrally packaged integrated circuit device including an integrated circuit die including a crystalline substrate having first and second generally planar surfaces and edge surfaces and semiconductor circuitry formed over the first generally planar surface, at least one chip scale packaging layer formed over the semiconductor circuitry and the first generally planar surface, an insulation layer formed over the second generally planar surface and the edge surfaces and at least one electrical conductor formed directly on the insulation layer overlying the second generally planar surface, the at least one electrical conductor being connected to the circuitry by at least one pad formed directly on the first generally planar surface.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLDzTS3JyE8pVkjMS1FILChILEosKS1WSMsvUihITM5OTM_MS1fIzCtJTQdKpKYoJGcWJZdmliikpJZlJqcW8zCwpiXmFKfyQmluBgU31xBnD93S4gKg-ryS4nigRhBlYG5iaWpsYmhMhBIAO7Ixtg</recordid><startdate>20090224</startdate><enddate>20090224</enddate><creator>Zilber, Gil</creator><creator>Aksenton, Julia</creator><creator>Oganesian, Vage</creator><scope>EFH</scope></search><sort><creationdate>20090224</creationdate><title>Methods and apparatus for packaging integrated circuit devices</title><author>Zilber, Gil ; Aksenton, Julia ; Oganesian, Vage</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_074953413</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Zilber, Gil</creatorcontrib><creatorcontrib>Aksenton, Julia</creatorcontrib><creatorcontrib>Oganesian, Vage</creatorcontrib><creatorcontrib>Tessera Technologies Hungary Kft</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zilber, Gil</au><au>Aksenton, Julia</au><au>Oganesian, Vage</au><aucorp>Tessera Technologies Hungary Kft</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods and apparatus for packaging integrated circuit devices</title><date>2009-02-24</date><risdate>2009</risdate><abstract>An integrally packaged integrated circuit device including an integrated circuit die including a crystalline substrate having first and second generally planar surfaces and edge surfaces and semiconductor circuitry formed over the first generally planar surface, at least one chip scale packaging layer formed over the semiconductor circuitry and the first generally planar surface, an insulation layer formed over the second generally planar surface and the edge surfaces and at least one electrical conductor formed directly on the insulation layer overlying the second generally planar surface, the at least one electrical conductor being connected to the circuitry by at least one pad formed directly on the first generally planar surface.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_uspatents_grants_07495341
source	USPTO Issued Patents
title	Methods and apparatus for packaging integrated circuit devices
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T22%3A57%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Zilber,%20Gil&rft.aucorp=Tessera%20Technologies%20Hungary%20Kft&rft.date=2009-02-24&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07495341%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true