Method and system for real-time bit error ratio determination
A method and system for real-time bit error ratio determination is disclosed. According to one embodiment, a method is provided in which an operational link error rate of a link is determined and then used to estimate a real-time physical link error rate of the link. In another embodiment, the opera...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Brenes, Manrique J Nguyen, Yen T |
description | A method and system for real-time bit error ratio determination is disclosed. According to one embodiment, a method is provided in which an operational link error rate of a link is determined and then used to estimate a real-time physical link error rate of the link. In another embodiment, the operational link error rate is determined in response to the detection of an operational link error using a cyclic redundancy check. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07475299</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07475299</sourcerecordid><originalsourceid>FETCH-uspatents_grants_074752993</originalsourceid><addsrcrecordid>eNrjZLD1TS3JyE9RSMxLUSiuLC5JzVVIyy9SKEpNzNEtycxNVUjKLFFILSoCiSWWZOYrpKSWpBblZuaBOHk8DKxpiTnFqbxQmptBwc01xNlDt7S4ILEkNa-kOD69KBFEGZibmJsaWVoaE6EEAN09MSM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and system for real-time bit error ratio determination</title><source>USPTO Issued Patents</source><creator>Brenes, Manrique J ; Nguyen, Yen T</creator><creatorcontrib>Brenes, Manrique J ; Nguyen, Yen T ; Cisco Technology Inc</creatorcontrib><description>A method and system for real-time bit error ratio determination is disclosed. According to one embodiment, a method is provided in which an operational link error rate of a link is determined and then used to estimate a real-time physical link error rate of the link. In another embodiment, the operational link error rate is determined in response to the detection of an operational link error using a cyclic redundancy check.</description><language>eng</language><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7475299$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7475299$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Brenes, Manrique J</creatorcontrib><creatorcontrib>Nguyen, Yen T</creatorcontrib><creatorcontrib>Cisco Technology Inc</creatorcontrib><title>Method and system for real-time bit error ratio determination</title><description>A method and system for real-time bit error ratio determination is disclosed. According to one embodiment, a method is provided in which an operational link error rate of a link is determined and then used to estimate a real-time physical link error rate of the link. In another embodiment, the operational link error rate is determined in response to the detection of an operational link error using a cyclic redundancy check.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLD1TS3JyE9RSMxLUSiuLC5JzVVIyy9SKEpNzNEtycxNVUjKLFFILSoCiSWWZOYrpKSWpBblZuaBOHk8DKxpiTnFqbxQmptBwc01xNlDt7S4ILEkNa-kOD69KBFEGZibmJsaWVoaE6EEAN09MSM</recordid><startdate>20090106</startdate><enddate>20090106</enddate><creator>Brenes, Manrique J</creator><creator>Nguyen, Yen T</creator><scope>EFH</scope></search><sort><creationdate>20090106</creationdate><title>Method and system for real-time bit error ratio determination</title><author>Brenes, Manrique J ; Nguyen, Yen T</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_074752993</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Brenes, Manrique J</creatorcontrib><creatorcontrib>Nguyen, Yen T</creatorcontrib><creatorcontrib>Cisco Technology Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Brenes, Manrique J</au><au>Nguyen, Yen T</au><aucorp>Cisco Technology Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and system for real-time bit error ratio determination</title><date>2009-01-06</date><risdate>2009</risdate><abstract>A method and system for real-time bit error ratio determination is disclosed. According to one embodiment, a method is provided in which an operational link error rate of a link is determined and then used to estimate a real-time physical link error rate of the link. In another embodiment, the operational link error rate is determined in response to the detection of an operational link error using a cyclic redundancy check.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_07475299 |
source | USPTO Issued Patents |
title | Method and system for real-time bit error ratio determination |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T00%3A58%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Brenes,%20Manrique%20J&rft.aucorp=Cisco%20Technology%20Inc&rft.date=2009-01-06&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07475299%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |