Multiplexer circuit

A multiplexer circuit provided herein includes a plurality of pass devices coupled in parallel between a power supply and a ground supply. According to one embodiment, each pass device may include a first pair of transistors, which is coupled in series between the power supply and the ground supply,...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Raghavan, Vijay Kumar Srinivasa, Hirose, Ryan Tasuo
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Raghavan, Vijay Kumar Srinivasa
Hirose, Ryan Tasuo
description A multiplexer circuit provided herein includes a plurality of pass devices coupled in parallel between a power supply and a ground supply. According to one embodiment, each pass device may include a first pair of transistors, which is coupled in series between the power supply and the ground supply, and a second pair of transistors, which is coupled to the first pair of transistors for controlling a current passed there through. In general, the second pair of transistors may be configured for increasing the amount of current passed through the first pair of transistors. For example, the second pair of transistors may utilize a bootstrapping effect to increase a pair of control voltages supplied to the gate terminals of the first pair of transistors. The increased control voltages function to over-drive the gate terminals of the first pair of transistors, thereby increasing the amount of current passed there through. A memory device comprising the multiplexer circuit and method for operating the multiplexer circuit are also provided herein.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07471135</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07471135</sourcerecordid><originalsourceid>FETCH-uspatents_grants_074711353</originalsourceid><addsrcrecordid>eNrjZBD2Lc0pySzISa1ILVJIzixKLs0s4WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrA3MTc0NDY1JgIJQAsSCGO</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multiplexer circuit</title><source>USPTO Issued Patents</source><creator>Raghavan, Vijay Kumar Srinivasa ; Hirose, Ryan Tasuo</creator><creatorcontrib>Raghavan, Vijay Kumar Srinivasa ; Hirose, Ryan Tasuo ; Cypress Semiconductor Corp</creatorcontrib><description>A multiplexer circuit provided herein includes a plurality of pass devices coupled in parallel between a power supply and a ground supply. According to one embodiment, each pass device may include a first pair of transistors, which is coupled in series between the power supply and the ground supply, and a second pair of transistors, which is coupled to the first pair of transistors for controlling a current passed there through. In general, the second pair of transistors may be configured for increasing the amount of current passed through the first pair of transistors. For example, the second pair of transistors may utilize a bootstrapping effect to increase a pair of control voltages supplied to the gate terminals of the first pair of transistors. The increased control voltages function to over-drive the gate terminals of the first pair of transistors, thereby increasing the amount of current passed there through. A memory device comprising the multiplexer circuit and method for operating the multiplexer circuit are also provided herein.</description><language>eng</language><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7471135$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7471135$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Raghavan, Vijay Kumar Srinivasa</creatorcontrib><creatorcontrib>Hirose, Ryan Tasuo</creatorcontrib><creatorcontrib>Cypress Semiconductor Corp</creatorcontrib><title>Multiplexer circuit</title><description>A multiplexer circuit provided herein includes a plurality of pass devices coupled in parallel between a power supply and a ground supply. According to one embodiment, each pass device may include a first pair of transistors, which is coupled in series between the power supply and the ground supply, and a second pair of transistors, which is coupled to the first pair of transistors for controlling a current passed there through. In general, the second pair of transistors may be configured for increasing the amount of current passed through the first pair of transistors. For example, the second pair of transistors may utilize a bootstrapping effect to increase a pair of control voltages supplied to the gate terminals of the first pair of transistors. The increased control voltages function to over-drive the gate terminals of the first pair of transistors, thereby increasing the amount of current passed there through. A memory device comprising the multiplexer circuit and method for operating the multiplexer circuit are also provided herein.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZBD2Lc0pySzISa1ILVJIzixKLs0s4WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrA3MTc0NDY1JgIJQAsSCGO</recordid><startdate>20081230</startdate><enddate>20081230</enddate><creator>Raghavan, Vijay Kumar Srinivasa</creator><creator>Hirose, Ryan Tasuo</creator><scope>EFH</scope></search><sort><creationdate>20081230</creationdate><title>Multiplexer circuit</title><author>Raghavan, Vijay Kumar Srinivasa ; Hirose, Ryan Tasuo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_074711353</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Raghavan, Vijay Kumar Srinivasa</creatorcontrib><creatorcontrib>Hirose, Ryan Tasuo</creatorcontrib><creatorcontrib>Cypress Semiconductor Corp</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Raghavan, Vijay Kumar Srinivasa</au><au>Hirose, Ryan Tasuo</au><aucorp>Cypress Semiconductor Corp</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multiplexer circuit</title><date>2008-12-30</date><risdate>2008</risdate><abstract>A multiplexer circuit provided herein includes a plurality of pass devices coupled in parallel between a power supply and a ground supply. According to one embodiment, each pass device may include a first pair of transistors, which is coupled in series between the power supply and the ground supply, and a second pair of transistors, which is coupled to the first pair of transistors for controlling a current passed there through. In general, the second pair of transistors may be configured for increasing the amount of current passed through the first pair of transistors. For example, the second pair of transistors may utilize a bootstrapping effect to increase a pair of control voltages supplied to the gate terminals of the first pair of transistors. The increased control voltages function to over-drive the gate terminals of the first pair of transistors, thereby increasing the amount of current passed there through. A memory device comprising the multiplexer circuit and method for operating the multiplexer circuit are also provided herein.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07471135
source USPTO Issued Patents
title Multiplexer circuit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T08%3A07%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Raghavan,%20Vijay%20Kumar%20Srinivasa&rft.aucorp=Cypress%20Semiconductor%20Corp&rft.date=2008-12-30&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07471135%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true