Apparatus for sequentially enabling and disabling multiple powers

Apparatus for sequentially enabling and disabling multiple powers

Provided is an apparatus for controlling multiple powers which is capable of turning on and off the multiple powers in their priorities for systems or components to be supplied with the multiple powers such as a liquid crystal display (LCD) module. In the apparatus for controlling multiple powers, a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lim, Tae Young, Cho, Han Jin, Yeo, Soon Il, Kim, Ig Kyun, Shin, Kyoung Seon, Jung, Hee Bum
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Lim, Tae Young
Cho, Han Jin
Yeo, Soon Il
Kim, Ig Kyun
Shin, Kyoung Seon
Jung, Hee Bum
description Provided is an apparatus for controlling multiple powers which is capable of turning on and off the multiple powers in their priorities for systems or components to be supplied with the multiple powers such as a liquid crystal display (LCD) module. In the apparatus for controlling multiple powers, an on-signal of high level is applied to an input terminal, and an output of a control signal generating unit is sequentially changed to a high level whenever a clock is applied to a clock signal input terminal by one period, so that outputs of the multiple powers are sequentially output. In addition, an off signal of low level is applied to the input terminal, and an output of the control signal generating unit is changed to a low level in a reversal order whenever a clock is applied to the clock signal input terminal by one period, so that outputs of the multiple powers are interrupted in the reversal order.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07464275</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07464275</sourcerecordid><originalsourceid>FETCH-uspatents_grants_074642753</originalsourceid><addsrcrecordid>eNrjZHB0LChILEosKS1WSMsvUihOLSxNzSvJTMzJqVRIzUtMysnMS1dIzEtRSMkshvJyS3NKMgtyUhUK8stTi4p5GFjTEnOKU3mhNDeDgptriLOHbmlxQWIJ0LDi-PSiRBBlYG5iZmJkbmpMhBIAGakzQA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Apparatus for sequentially enabling and disabling multiple powers</title><source>USPTO Issued Patents</source><creator>Lim, Tae Young ; Cho, Han Jin ; Yeo, Soon Il ; Kim, Ig Kyun ; Shin, Kyoung Seon ; Jung, Hee Bum</creator><creatorcontrib>Lim, Tae Young ; Cho, Han Jin ; Yeo, Soon Il ; Kim, Ig Kyun ; Shin, Kyoung Seon ; Jung, Hee Bum ; Electronics and Telecommunications Research Institute</creatorcontrib><description>Provided is an apparatus for controlling multiple powers which is capable of turning on and off the multiple powers in their priorities for systems or components to be supplied with the multiple powers such as a liquid crystal display (LCD) module. In the apparatus for controlling multiple powers, an on-signal of high level is applied to an input terminal, and an output of a control signal generating unit is sequentially changed to a high level whenever a clock is applied to a clock signal input terminal by one period, so that outputs of the multiple powers are sequentially output. In addition, an off signal of low level is applied to the input terminal, and an output of the control signal generating unit is changed to a low level in a reversal order whenever a clock is applied to the clock signal input terminal by one period, so that outputs of the multiple powers are interrupted in the reversal order.</description><language>eng</language><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7464275$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7464275$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lim, Tae Young</creatorcontrib><creatorcontrib>Cho, Han Jin</creatorcontrib><creatorcontrib>Yeo, Soon Il</creatorcontrib><creatorcontrib>Kim, Ig Kyun</creatorcontrib><creatorcontrib>Shin, Kyoung Seon</creatorcontrib><creatorcontrib>Jung, Hee Bum</creatorcontrib><creatorcontrib>Electronics and Telecommunications Research Institute</creatorcontrib><title>Apparatus for sequentially enabling and disabling multiple powers</title><description>Provided is an apparatus for controlling multiple powers which is capable of turning on and off the multiple powers in their priorities for systems or components to be supplied with the multiple powers such as a liquid crystal display (LCD) module. In the apparatus for controlling multiple powers, an on-signal of high level is applied to an input terminal, and an output of a control signal generating unit is sequentially changed to a high level whenever a clock is applied to a clock signal input terminal by one period, so that outputs of the multiple powers are sequentially output. In addition, an off signal of low level is applied to the input terminal, and an output of the control signal generating unit is changed to a low level in a reversal order whenever a clock is applied to the clock signal input terminal by one period, so that outputs of the multiple powers are interrupted in the reversal order.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZHB0LChILEosKS1WSMsvUihOLSxNzSvJTMzJqVRIzUtMysnMS1dIzEtRSMkshvJyS3NKMgtyUhUK8stTi4p5GFjTEnOKU3mhNDeDgptriLOHbmlxQWIJ0LDi-PSiRBBlYG5iZmJkbmpMhBIAGakzQA</recordid><startdate>20081209</startdate><enddate>20081209</enddate><creator>Lim, Tae Young</creator><creator>Cho, Han Jin</creator><creator>Yeo, Soon Il</creator><creator>Kim, Ig Kyun</creator><creator>Shin, Kyoung Seon</creator><creator>Jung, Hee Bum</creator><scope>EFH</scope></search><sort><creationdate>20081209</creationdate><title>Apparatus for sequentially enabling and disabling multiple powers</title><author>Lim, Tae Young ; Cho, Han Jin ; Yeo, Soon Il ; Kim, Ig Kyun ; Shin, Kyoung Seon ; Jung, Hee Bum</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_074642753</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Lim, Tae Young</creatorcontrib><creatorcontrib>Cho, Han Jin</creatorcontrib><creatorcontrib>Yeo, Soon Il</creatorcontrib><creatorcontrib>Kim, Ig Kyun</creatorcontrib><creatorcontrib>Shin, Kyoung Seon</creatorcontrib><creatorcontrib>Jung, Hee Bum</creatorcontrib><creatorcontrib>Electronics and Telecommunications Research Institute</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lim, Tae Young</au><au>Cho, Han Jin</au><au>Yeo, Soon Il</au><au>Kim, Ig Kyun</au><au>Shin, Kyoung Seon</au><au>Jung, Hee Bum</au><aucorp>Electronics and Telecommunications Research Institute</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Apparatus for sequentially enabling and disabling multiple powers</title><date>2008-12-09</date><risdate>2008</risdate><abstract>Provided is an apparatus for controlling multiple powers which is capable of turning on and off the multiple powers in their priorities for systems or components to be supplied with the multiple powers such as a liquid crystal display (LCD) module. In the apparatus for controlling multiple powers, an on-signal of high level is applied to an input terminal, and an output of a control signal generating unit is sequentially changed to a high level whenever a clock is applied to a clock signal input terminal by one period, so that outputs of the multiple powers are sequentially output. In addition, an off signal of low level is applied to the input terminal, and an output of the control signal generating unit is changed to a low level in a reversal order whenever a clock is applied to the clock signal input terminal by one period, so that outputs of the multiple powers are interrupted in the reversal order.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07464275
source USPTO Issued Patents
title Apparatus for sequentially enabling and disabling multiple powers
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T07%3A43%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lim,%20Tae%20Young&rft.aucorp=Electronics%20and%20Telecommunications%20Research%20Institute&rft.date=2008-12-09&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07464275%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true