System architecture for linking channel banks of a data communication system

A single switch fabric-based, multi-channel bank digital subscriber line access multiplexer includes a master channel bank containing a master switch module in which the switch fabric and a downstream-directed traffic scheduler reside, and one or more expansion channel banks that are linked with the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Burch, Richard A, Jensen, Neil M, McMahan, Dennis B, Rochell, Timothy David, Toth, Robert James
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Burch, Richard A
Jensen, Neil M
McMahan, Dennis B
Rochell, Timothy David
Toth, Robert James
description A single switch fabric-based, multi-channel bank digital subscriber line access multiplexer includes a master channel bank containing a master switch module in which the switch fabric and a downstream-directed traffic scheduler reside, and one or more expansion channel banks that are linked with the master channel bank by way of upstream and downstream communication links. Distributed among the channel banks are respective policing mechanisms and cell rate control mechanisms that control upstream-directed communications from line card ports of each expansion channel bank to the switch fabric. Downstream data transmissions are locked to network timing, and are scheduled by a centralized scheduling mechanism resident in the master channel bank.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07433365</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07433365</sourcerecordid><originalsourceid>FETCH-uspatents_grants_074333653</originalsourceid><addsrcrecordid>eNqNzD0KAjEQhuE0FqLe4buAIMSfA4hiYae9jHGyG3Yzkcyk8PaieACrp3l5p-58ealxBtXQJ-NgrTJiqRiTDEk6hJ5EeMSdZFCUCMKDjBBKzk1SIEtFoN_L3E0ijcqLnzOH4-G6Py2bPslYTG9dpQ-r3dp7v934P5I3eCk27Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System architecture for linking channel banks of a data communication system</title><source>USPTO Issued Patents</source><creator>Burch, Richard A ; Jensen, Neil M ; McMahan, Dennis B ; Rochell, Timothy David ; Toth, Robert James</creator><creatorcontrib>Burch, Richard A ; Jensen, Neil M ; McMahan, Dennis B ; Rochell, Timothy David ; Toth, Robert James ; Adtran, Inc</creatorcontrib><description>A single switch fabric-based, multi-channel bank digital subscriber line access multiplexer includes a master channel bank containing a master switch module in which the switch fabric and a downstream-directed traffic scheduler reside, and one or more expansion channel banks that are linked with the master channel bank by way of upstream and downstream communication links. Distributed among the channel banks are respective policing mechanisms and cell rate control mechanisms that control upstream-directed communications from line card ports of each expansion channel bank to the switch fabric. Downstream data transmissions are locked to network timing, and are scheduled by a centralized scheduling mechanism resident in the master channel bank.</description><language>eng</language><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7433365$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7433365$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Burch, Richard A</creatorcontrib><creatorcontrib>Jensen, Neil M</creatorcontrib><creatorcontrib>McMahan, Dennis B</creatorcontrib><creatorcontrib>Rochell, Timothy David</creatorcontrib><creatorcontrib>Toth, Robert James</creatorcontrib><creatorcontrib>Adtran, Inc</creatorcontrib><title>System architecture for linking channel banks of a data communication system</title><description>A single switch fabric-based, multi-channel bank digital subscriber line access multiplexer includes a master channel bank containing a master switch module in which the switch fabric and a downstream-directed traffic scheduler reside, and one or more expansion channel banks that are linked with the master channel bank by way of upstream and downstream communication links. Distributed among the channel banks are respective policing mechanisms and cell rate control mechanisms that control upstream-directed communications from line card ports of each expansion channel bank to the switch fabric. Downstream data transmissions are locked to network timing, and are scheduled by a centralized scheduling mechanism resident in the master channel bank.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNzD0KAjEQhuE0FqLe4buAIMSfA4hiYae9jHGyG3Yzkcyk8PaieACrp3l5p-58ealxBtXQJ-NgrTJiqRiTDEk6hJ5EeMSdZFCUCMKDjBBKzk1SIEtFoN_L3E0ijcqLnzOH4-G6Py2bPslYTG9dpQ-r3dp7v934P5I3eCk27Q</recordid><startdate>20081007</startdate><enddate>20081007</enddate><creator>Burch, Richard A</creator><creator>Jensen, Neil M</creator><creator>McMahan, Dennis B</creator><creator>Rochell, Timothy David</creator><creator>Toth, Robert James</creator><scope>EFH</scope></search><sort><creationdate>20081007</creationdate><title>System architecture for linking channel banks of a data communication system</title><author>Burch, Richard A ; Jensen, Neil M ; McMahan, Dennis B ; Rochell, Timothy David ; Toth, Robert James</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_074333653</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Burch, Richard A</creatorcontrib><creatorcontrib>Jensen, Neil M</creatorcontrib><creatorcontrib>McMahan, Dennis B</creatorcontrib><creatorcontrib>Rochell, Timothy David</creatorcontrib><creatorcontrib>Toth, Robert James</creatorcontrib><creatorcontrib>Adtran, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Burch, Richard A</au><au>Jensen, Neil M</au><au>McMahan, Dennis B</au><au>Rochell, Timothy David</au><au>Toth, Robert James</au><aucorp>Adtran, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System architecture for linking channel banks of a data communication system</title><date>2008-10-07</date><risdate>2008</risdate><abstract>A single switch fabric-based, multi-channel bank digital subscriber line access multiplexer includes a master channel bank containing a master switch module in which the switch fabric and a downstream-directed traffic scheduler reside, and one or more expansion channel banks that are linked with the master channel bank by way of upstream and downstream communication links. Distributed among the channel banks are respective policing mechanisms and cell rate control mechanisms that control upstream-directed communications from line card ports of each expansion channel bank to the switch fabric. Downstream data transmissions are locked to network timing, and are scheduled by a centralized scheduling mechanism resident in the master channel bank.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07433365
source USPTO Issued Patents
title System architecture for linking channel banks of a data communication system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T06%3A28%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Burch,%20Richard%20A&rft.aucorp=Adtran,%20Inc&rft.date=2008-10-07&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07433365%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true