Method in a processor for performing in-memory tracing using existing communication paths

A method, apparatus, and computer program product are disclosed for performing in-memory hardware tracing in a processor using an existing system bus. The processor includes multiple processing units that are coupled together utilizing the system bus. The processing units include a memory controller...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Al-Omari, Ra'ed Mohammad, Mericas, Alexander Erik, Starke, William John
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Al-Omari, Ra'ed Mohammad
Mericas, Alexander Erik
Starke, William John
description A method, apparatus, and computer program product are disclosed for performing in-memory hardware tracing in a processor using an existing system bus. The processor includes multiple processing units that are coupled together utilizing the system bus. The processing units include a memory controller that controls a system memory. Information is transmitted among the processing units utilizing the system bus. The information is formatted according to a standard system bus protocol. Hardware trace data is captured utilizing a hardware trace facility that is coupled directly to the system bus. The system bus is utilized for transmitting the hardware trace data to the memory controller for storage in the system memory. The memory controller is coupled directly to the system bus. The hardware trace data is formatted according to the standard system bus protocol for transmission via the system bus.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07421619</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07421619</sourcerecordid><originalsourceid>FETCH-uspatents_grants_074216193</originalsourceid><addsrcrecordid>eNrjZIj0TS3JyE9RyMxTSFQoKMpPTi0uzi9SSAPigtQiIJWbmZcOlNXNTc3NL6pUKClKTAaJlBaDyNSKzOISECM5Pze3NC8zObEkMz9PoSCxJKOYh4E1LTGnOJUXSnMzKLi5hjh76JYWA-VT80qK49OLEkGUgbmJkaGZoaUxEUoA0f48Lw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method in a processor for performing in-memory tracing using existing communication paths</title><source>USPTO Issued Patents</source><creator>Al-Omari, Ra'ed Mohammad ; Mericas, Alexander Erik ; Starke, William John</creator><creatorcontrib>Al-Omari, Ra'ed Mohammad ; Mericas, Alexander Erik ; Starke, William John ; International Business Machines Corporation</creatorcontrib><description>A method, apparatus, and computer program product are disclosed for performing in-memory hardware tracing in a processor using an existing system bus. The processor includes multiple processing units that are coupled together utilizing the system bus. The processing units include a memory controller that controls a system memory. Information is transmitted among the processing units utilizing the system bus. The information is formatted according to a standard system bus protocol. Hardware trace data is captured utilizing a hardware trace facility that is coupled directly to the system bus. The system bus is utilized for transmitting the hardware trace data to the memory controller for storage in the system memory. The memory controller is coupled directly to the system bus. The hardware trace data is formatted according to the standard system bus protocol for transmission via the system bus.</description><language>eng</language><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7421619$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7421619$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Al-Omari, Ra'ed Mohammad</creatorcontrib><creatorcontrib>Mericas, Alexander Erik</creatorcontrib><creatorcontrib>Starke, William John</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Method in a processor for performing in-memory tracing using existing communication paths</title><description>A method, apparatus, and computer program product are disclosed for performing in-memory hardware tracing in a processor using an existing system bus. The processor includes multiple processing units that are coupled together utilizing the system bus. The processing units include a memory controller that controls a system memory. Information is transmitted among the processing units utilizing the system bus. The information is formatted according to a standard system bus protocol. Hardware trace data is captured utilizing a hardware trace facility that is coupled directly to the system bus. The system bus is utilized for transmitting the hardware trace data to the memory controller for storage in the system memory. The memory controller is coupled directly to the system bus. The hardware trace data is formatted according to the standard system bus protocol for transmission via the system bus.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZIj0TS3JyE9RyMxTSFQoKMpPTi0uzi9SSAPigtQiIJWbmZcOlNXNTc3NL6pUKClKTAaJlBaDyNSKzOISECM5Pze3NC8zObEkMz9PoSCxJKOYh4E1LTGnOJUXSnMzKLi5hjh76JYWA-VT80qK49OLEkGUgbmJkaGZoaUxEUoA0f48Lw</recordid><startdate>20080902</startdate><enddate>20080902</enddate><creator>Al-Omari, Ra'ed Mohammad</creator><creator>Mericas, Alexander Erik</creator><creator>Starke, William John</creator><scope>EFH</scope></search><sort><creationdate>20080902</creationdate><title>Method in a processor for performing in-memory tracing using existing communication paths</title><author>Al-Omari, Ra'ed Mohammad ; Mericas, Alexander Erik ; Starke, William John</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_074216193</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Al-Omari, Ra'ed Mohammad</creatorcontrib><creatorcontrib>Mericas, Alexander Erik</creatorcontrib><creatorcontrib>Starke, William John</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Al-Omari, Ra'ed Mohammad</au><au>Mericas, Alexander Erik</au><au>Starke, William John</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method in a processor for performing in-memory tracing using existing communication paths</title><date>2008-09-02</date><risdate>2008</risdate><abstract>A method, apparatus, and computer program product are disclosed for performing in-memory hardware tracing in a processor using an existing system bus. The processor includes multiple processing units that are coupled together utilizing the system bus. The processing units include a memory controller that controls a system memory. Information is transmitted among the processing units utilizing the system bus. The information is formatted according to a standard system bus protocol. Hardware trace data is captured utilizing a hardware trace facility that is coupled directly to the system bus. The system bus is utilized for transmitting the hardware trace data to the memory controller for storage in the system memory. The memory controller is coupled directly to the system bus. The hardware trace data is formatted according to the standard system bus protocol for transmission via the system bus.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07421619
source USPTO Issued Patents
title Method in a processor for performing in-memory tracing using existing communication paths
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T09%3A58%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Al-Omari,%20Ra'ed%20Mohammad&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2008-09-02&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07421619%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true