Constraint assistant for circuit design

Constraint assistant for circuit design

A computer aided design tool and method for designing IC layouts by recommending subcircuit layout constraints based upon an automated identification from a circuit schematic of subcircuit types requiring special IC layout constraints. Subcircuit types are identified on the basis of netlist examinat...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Sonnard, Jean-Daniel, Wang, Zhigang, Sampath, Hemanth
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Sonnard, Jean-Daniel
Wang, Zhigang
Sampath, Hemanth
description A computer aided design tool and method for designing IC layouts by recommending subcircuit layout constraints based upon an automated identification from a circuit schematic of subcircuit types requiring special IC layout constraints. Subcircuit types are identified on the basis of netlist examination, as well as cues from the layout of the circuit schematic.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07418683</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07418683</sourcerecordid><originalsourceid>FETCH-uspatents_grants_074186833</originalsourceid><addsrcrecordid>eNrjZFB3zs8rLilKzMwrUUgsLs4sLkkEstLyixSSM4uSSzNLFFJSizPT83gYWNMSc4pTeaE0N4OCm2uIs4duaXFBYklqXklxfHpRIogyMDcxtDCzMDYmQgkApfopOQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Constraint assistant for circuit design</title><source>USPTO Issued Patents</source><creator>Sonnard, Jean-Daniel ; Wang, Zhigang ; Sampath, Hemanth</creator><creatorcontrib>Sonnard, Jean-Daniel ; Wang, Zhigang ; Sampath, Hemanth ; Cadence Design Systems, Inc</creatorcontrib><description>A computer aided design tool and method for designing IC layouts by recommending subcircuit layout constraints based upon an automated identification from a circuit schematic of subcircuit types requiring special IC layout constraints. Subcircuit types are identified on the basis of netlist examination, as well as cues from the layout of the circuit schematic.</description><language>eng</language><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7418683$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7418683$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Sonnard, Jean-Daniel</creatorcontrib><creatorcontrib>Wang, Zhigang</creatorcontrib><creatorcontrib>Sampath, Hemanth</creatorcontrib><creatorcontrib>Cadence Design Systems, Inc</creatorcontrib><title>Constraint assistant for circuit design</title><description>A computer aided design tool and method for designing IC layouts by recommending subcircuit layout constraints based upon an automated identification from a circuit schematic of subcircuit types requiring special IC layout constraints. Subcircuit types are identified on the basis of netlist examination, as well as cues from the layout of the circuit schematic.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZFB3zs8rLilKzMwrUUgsLs4sLkkEstLyixSSM4uSSzNLFFJSizPT83gYWNMSc4pTeaE0N4OCm2uIs4duaXFBYklqXklxfHpRIogyMDcxtDCzMDYmQgkApfopOQ</recordid><startdate>20080826</startdate><enddate>20080826</enddate><creator>Sonnard, Jean-Daniel</creator><creator>Wang, Zhigang</creator><creator>Sampath, Hemanth</creator><scope>EFH</scope></search><sort><creationdate>20080826</creationdate><title>Constraint assistant for circuit design</title><author>Sonnard, Jean-Daniel ; Wang, Zhigang ; Sampath, Hemanth</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_074186833</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Sonnard, Jean-Daniel</creatorcontrib><creatorcontrib>Wang, Zhigang</creatorcontrib><creatorcontrib>Sampath, Hemanth</creatorcontrib><creatorcontrib>Cadence Design Systems, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sonnard, Jean-Daniel</au><au>Wang, Zhigang</au><au>Sampath, Hemanth</au><aucorp>Cadence Design Systems, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Constraint assistant for circuit design</title><date>2008-08-26</date><risdate>2008</risdate><abstract>A computer aided design tool and method for designing IC layouts by recommending subcircuit layout constraints based upon an automated identification from a circuit schematic of subcircuit types requiring special IC layout constraints. Subcircuit types are identified on the basis of netlist examination, as well as cues from the layout of the circuit schematic.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07418683
source USPTO Issued Patents
title Constraint assistant for circuit design
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T11%3A58%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Sonnard,%20Jean-Daniel&rft.aucorp=Cadence%20Design%20Systems,%20Inc&rft.date=2008-08-26&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07418683%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true