Circuit board with trace configuration for high-speed digital differential signaling

Trace configurations for carrying high-speed digital differential signals provide for reduced conduction loss and improved signal integrity. In one embodiment, a circuit board has a first set of conductive traces disposed on non-conductive material, and a second set of conductive traces parallel to...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Li, Yuan-Liang, He, Jiangqi, Zhong, Dong, Figueroa, David G
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Li, Yuan-Liang
He, Jiangqi
Zhong, Dong
Figueroa, David G
description Trace configurations for carrying high-speed digital differential signals provide for reduced conduction loss and improved signal integrity. In one embodiment, a circuit board has a first set of conductive traces disposed on non-conductive material, and a second set of conductive traces parallel to the first set and disposed within the conductive material. The second set is separated from the first set by non-conductive material. Corresponding traces of the first and second sets may be in a stacked configuration. In other embodiments, conductive material may be provided between corresponding traces of the first and second sets resulting in an "I-shaped" or "U-shaped" cross-section. In yet other embodiments, the trace configurations have "T-shaped" and "L-shaped" cross-sections.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07417872</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07417872</sourcerecordid><originalsourceid>FETCH-uspatents_grants_074178723</originalsourceid><addsrcrecordid>eNqNyksKAjEMgOHZuBD1DrnAgC-o-2HEA8xeYh9poLRDmuL1reABXH388G-HZWKxjRVeBcXBmzWCCloPtuTA1ASVS4ZQBCJTHOvqvQPHxIqpG4IXn5V7VKaMiTPth03AVP3h526A-7xMj7HVFbXf9UmCX47mejI3c778sXwAeSQ6Gw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Circuit board with trace configuration for high-speed digital differential signaling</title><source>USPTO Issued Patents</source><creator>Li, Yuan-Liang ; He, Jiangqi ; Zhong, Dong ; Figueroa, David G</creator><creatorcontrib>Li, Yuan-Liang ; He, Jiangqi ; Zhong, Dong ; Figueroa, David G ; Intel Corporation</creatorcontrib><description>Trace configurations for carrying high-speed digital differential signals provide for reduced conduction loss and improved signal integrity. In one embodiment, a circuit board has a first set of conductive traces disposed on non-conductive material, and a second set of conductive traces parallel to the first set and disposed within the conductive material. The second set is separated from the first set by non-conductive material. Corresponding traces of the first and second sets may be in a stacked configuration. In other embodiments, conductive material may be provided between corresponding traces of the first and second sets resulting in an "I-shaped" or "U-shaped" cross-section. In yet other embodiments, the trace configurations have "T-shaped" and "L-shaped" cross-sections.</description><language>eng</language><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7417872$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7417872$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Li, Yuan-Liang</creatorcontrib><creatorcontrib>He, Jiangqi</creatorcontrib><creatorcontrib>Zhong, Dong</creatorcontrib><creatorcontrib>Figueroa, David G</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><title>Circuit board with trace configuration for high-speed digital differential signaling</title><description>Trace configurations for carrying high-speed digital differential signals provide for reduced conduction loss and improved signal integrity. In one embodiment, a circuit board has a first set of conductive traces disposed on non-conductive material, and a second set of conductive traces parallel to the first set and disposed within the conductive material. The second set is separated from the first set by non-conductive material. Corresponding traces of the first and second sets may be in a stacked configuration. In other embodiments, conductive material may be provided between corresponding traces of the first and second sets resulting in an "I-shaped" or "U-shaped" cross-section. In yet other embodiments, the trace configurations have "T-shaped" and "L-shaped" cross-sections.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNyksKAjEMgOHZuBD1DrnAgC-o-2HEA8xeYh9poLRDmuL1reABXH388G-HZWKxjRVeBcXBmzWCCloPtuTA1ASVS4ZQBCJTHOvqvQPHxIqpG4IXn5V7VKaMiTPth03AVP3h526A-7xMj7HVFbXf9UmCX47mejI3c778sXwAeSQ6Gw</recordid><startdate>20080826</startdate><enddate>20080826</enddate><creator>Li, Yuan-Liang</creator><creator>He, Jiangqi</creator><creator>Zhong, Dong</creator><creator>Figueroa, David G</creator><scope>EFH</scope></search><sort><creationdate>20080826</creationdate><title>Circuit board with trace configuration for high-speed digital differential signaling</title><author>Li, Yuan-Liang ; He, Jiangqi ; Zhong, Dong ; Figueroa, David G</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_074178723</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Li, Yuan-Liang</creatorcontrib><creatorcontrib>He, Jiangqi</creatorcontrib><creatorcontrib>Zhong, Dong</creatorcontrib><creatorcontrib>Figueroa, David G</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Li, Yuan-Liang</au><au>He, Jiangqi</au><au>Zhong, Dong</au><au>Figueroa, David G</au><aucorp>Intel Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Circuit board with trace configuration for high-speed digital differential signaling</title><date>2008-08-26</date><risdate>2008</risdate><abstract>Trace configurations for carrying high-speed digital differential signals provide for reduced conduction loss and improved signal integrity. In one embodiment, a circuit board has a first set of conductive traces disposed on non-conductive material, and a second set of conductive traces parallel to the first set and disposed within the conductive material. The second set is separated from the first set by non-conductive material. Corresponding traces of the first and second sets may be in a stacked configuration. In other embodiments, conductive material may be provided between corresponding traces of the first and second sets resulting in an "I-shaped" or "U-shaped" cross-section. In yet other embodiments, the trace configurations have "T-shaped" and "L-shaped" cross-sections.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07417872
source USPTO Issued Patents
title Circuit board with trace configuration for high-speed digital differential signaling
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T08%3A15%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Li,%20Yuan-Liang&rft.aucorp=Intel%20Corporation&rft.date=2008-08-26&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07417872%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true