Packaging reliability super chips

A test chip module for testing the integrity of the flip chip solder ball interconnections between chip and substrate. The interconnections are thermally stressed through an array of individual heaters formed in a layer of chip metallurgy to provide a uniform and ubiquitous source of heat. Current i...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Blanchet, Jason E, Crain, Jr, James V, Griffin, Charles W, Stone, David B, White, Robert F
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Blanchet, Jason E
Crain, Jr, James V
Griffin, Charles W
Stone, David B
White, Robert F
description A test chip module for testing the integrity of the flip chip solder ball interconnections between chip and substrate. The interconnections are thermally stressed through an array of individual heaters formed in a layer of chip metallurgy to provide a uniform and ubiquitous source of heat. Current is passed through the interconnection to be tested by a current supply circuit using one signal I/O interconnection and the voltage drop across the interconnection to be tested from the current passed therethrough is measured by a voltage measuring circuit connected through another signal I/O interconnection. Stress initiating cracking and degradation at the interconnection creates a measurable change in voltage drop across the interconnection.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07348792</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07348792</sourcerecordid><originalsourceid>FETCH-uspatents_grants_073487923</originalsourceid><addsrcrecordid>eNrjZFAMSEzOTkzPzEtXKErNyUxMyszJLKlUKC4tSC1SSM7ILCjmYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDc2MTC3NLImAglAHbEJss</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Packaging reliability super chips</title><source>USPTO Issued Patents</source><creator>Blanchet, Jason E ; Crain, Jr, James V ; Griffin, Charles W ; Stone, David B ; White, Robert F</creator><creatorcontrib>Blanchet, Jason E ; Crain, Jr, James V ; Griffin, Charles W ; Stone, David B ; White, Robert F ; International Business Machines Corporation</creatorcontrib><description>A test chip module for testing the integrity of the flip chip solder ball interconnections between chip and substrate. The interconnections are thermally stressed through an array of individual heaters formed in a layer of chip metallurgy to provide a uniform and ubiquitous source of heat. Current is passed through the interconnection to be tested by a current supply circuit using one signal I/O interconnection and the voltage drop across the interconnection to be tested from the current passed therethrough is measured by a voltage measuring circuit connected through another signal I/O interconnection. Stress initiating cracking and degradation at the interconnection creates a measurable change in voltage drop across the interconnection.</description><language>eng</language><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7348792$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7348792$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Blanchet, Jason E</creatorcontrib><creatorcontrib>Crain, Jr, James V</creatorcontrib><creatorcontrib>Griffin, Charles W</creatorcontrib><creatorcontrib>Stone, David B</creatorcontrib><creatorcontrib>White, Robert F</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Packaging reliability super chips</title><description>A test chip module for testing the integrity of the flip chip solder ball interconnections between chip and substrate. The interconnections are thermally stressed through an array of individual heaters formed in a layer of chip metallurgy to provide a uniform and ubiquitous source of heat. Current is passed through the interconnection to be tested by a current supply circuit using one signal I/O interconnection and the voltage drop across the interconnection to be tested from the current passed therethrough is measured by a voltage measuring circuit connected through another signal I/O interconnection. Stress initiating cracking and degradation at the interconnection creates a measurable change in voltage drop across the interconnection.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZFAMSEzOTkzPzEtXKErNyUxMyszJLKlUKC4tSC1SSM7ILCjmYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDc2MTC3NLImAglAHbEJss</recordid><startdate>20080325</startdate><enddate>20080325</enddate><creator>Blanchet, Jason E</creator><creator>Crain, Jr, James V</creator><creator>Griffin, Charles W</creator><creator>Stone, David B</creator><creator>White, Robert F</creator><scope>EFH</scope></search><sort><creationdate>20080325</creationdate><title>Packaging reliability super chips</title><author>Blanchet, Jason E ; Crain, Jr, James V ; Griffin, Charles W ; Stone, David B ; White, Robert F</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_073487923</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Blanchet, Jason E</creatorcontrib><creatorcontrib>Crain, Jr, James V</creatorcontrib><creatorcontrib>Griffin, Charles W</creatorcontrib><creatorcontrib>Stone, David B</creatorcontrib><creatorcontrib>White, Robert F</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Blanchet, Jason E</au><au>Crain, Jr, James V</au><au>Griffin, Charles W</au><au>Stone, David B</au><au>White, Robert F</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Packaging reliability super chips</title><date>2008-03-25</date><risdate>2008</risdate><abstract>A test chip module for testing the integrity of the flip chip solder ball interconnections between chip and substrate. The interconnections are thermally stressed through an array of individual heaters formed in a layer of chip metallurgy to provide a uniform and ubiquitous source of heat. Current is passed through the interconnection to be tested by a current supply circuit using one signal I/O interconnection and the voltage drop across the interconnection to be tested from the current passed therethrough is measured by a voltage measuring circuit connected through another signal I/O interconnection. Stress initiating cracking and degradation at the interconnection creates a measurable change in voltage drop across the interconnection.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07348792
source USPTO Issued Patents
title Packaging reliability super chips
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T00%3A41%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Blanchet,%20Jason%20E&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2008-03-25&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07348792%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true