Integrated thin film capacitor/inductor/interconnect system and method

A system and method for the fabrication of high reliability capacitors, inductors, and multi-layer interconnects (including resistors) on various thin film hybrid substrate surfaces is disclosed. The disclosed method first employs a thin metal layer deposited and patterned on the substrate. This thi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Casper, Michael D, Mraz, William B
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Casper, Michael D
Mraz, William B
description A system and method for the fabrication of high reliability capacitors, inductors, and multi-layer interconnects (including resistors) on various thin film hybrid substrate surfaces is disclosed. The disclosed method first employs a thin metal layer deposited and patterned on the substrate. This thin patterned layer is used to provide both lower electrodes for capacitor structures and interconnects between upper electrode components. Next, a dielectric layer is deposited over the thin patterned layer and the dielectric layer is patterned to open contact holes to the thin patterned layer. The upper electrode layers are then deposited and patterned on top of the dielectric.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07327582</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07327582</sourcerecordid><originalsourceid>FETCH-uspatents_grants_073275823</originalsourceid><addsrcrecordid>eNrjZHDzzCtJTS9KLElNUSjJyMxTSMvMyVVITixITM4syS_Sz8xLKU2GMEpSi5Lz8_JSk0sUiiuLS1JzFRLzUhRyU0sy8lN4GFjTEnOKU3mhNDeDgptriLOHbmlxAdDsvJLieKAlIMrA3NjI3NTCyJgIJQBAOzUi</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated thin film capacitor/inductor/interconnect system and method</title><source>USPTO Issued Patents</source><creator>Casper, Michael D ; Mraz, William B</creator><creatorcontrib>Casper, Michael D ; Mraz, William B ; UltraSource, Inc</creatorcontrib><description>A system and method for the fabrication of high reliability capacitors, inductors, and multi-layer interconnects (including resistors) on various thin film hybrid substrate surfaces is disclosed. The disclosed method first employs a thin metal layer deposited and patterned on the substrate. This thin patterned layer is used to provide both lower electrodes for capacitor structures and interconnects between upper electrode components. Next, a dielectric layer is deposited over the thin patterned layer and the dielectric layer is patterned to open contact holes to the thin patterned layer. The upper electrode layers are then deposited and patterned on top of the dielectric.</description><language>eng</language><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7327582$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7327582$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Casper, Michael D</creatorcontrib><creatorcontrib>Mraz, William B</creatorcontrib><creatorcontrib>UltraSource, Inc</creatorcontrib><title>Integrated thin film capacitor/inductor/interconnect system and method</title><description>A system and method for the fabrication of high reliability capacitors, inductors, and multi-layer interconnects (including resistors) on various thin film hybrid substrate surfaces is disclosed. The disclosed method first employs a thin metal layer deposited and patterned on the substrate. This thin patterned layer is used to provide both lower electrodes for capacitor structures and interconnects between upper electrode components. Next, a dielectric layer is deposited over the thin patterned layer and the dielectric layer is patterned to open contact holes to the thin patterned layer. The upper electrode layers are then deposited and patterned on top of the dielectric.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZHDzzCtJTS9KLElNUSjJyMxTSMvMyVVITixITM4syS_Sz8xLKU2GMEpSi5Lz8_JSk0sUiiuLS1JzFRLzUhRyU0sy8lN4GFjTEnOKU3mhNDeDgptriLOHbmlxAdDsvJLieKAlIMrA3NjI3NTCyJgIJQBAOzUi</recordid><startdate>20080205</startdate><enddate>20080205</enddate><creator>Casper, Michael D</creator><creator>Mraz, William B</creator><scope>EFH</scope></search><sort><creationdate>20080205</creationdate><title>Integrated thin film capacitor/inductor/interconnect system and method</title><author>Casper, Michael D ; Mraz, William B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_073275823</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Casper, Michael D</creatorcontrib><creatorcontrib>Mraz, William B</creatorcontrib><creatorcontrib>UltraSource, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Casper, Michael D</au><au>Mraz, William B</au><aucorp>UltraSource, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated thin film capacitor/inductor/interconnect system and method</title><date>2008-02-05</date><risdate>2008</risdate><abstract>A system and method for the fabrication of high reliability capacitors, inductors, and multi-layer interconnects (including resistors) on various thin film hybrid substrate surfaces is disclosed. The disclosed method first employs a thin metal layer deposited and patterned on the substrate. This thin patterned layer is used to provide both lower electrodes for capacitor structures and interconnects between upper electrode components. Next, a dielectric layer is deposited over the thin patterned layer and the dielectric layer is patterned to open contact holes to the thin patterned layer. The upper electrode layers are then deposited and patterned on top of the dielectric.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07327582
source USPTO Issued Patents
title Integrated thin film capacitor/inductor/interconnect system and method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T08%3A22%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Casper,%20Michael%20D&rft.aucorp=UltraSource,%20Inc&rft.date=2008-02-05&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07327582%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true