Redundant oscillator distribution in a multi-processor server system

Redundant oscillator distribution in a multi-processor server system

The present invention relates to system clocking in computer systems. In particular, it relates to system clocking in high-end multi-processor, multi-node server computer systems with an enhanced degree of performance and reliability and to a method for dynamically switching between a first and a se...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Schmunkamp, Dietmar, Wagner, Andreas, Webel, Tobias, Weiss, Ulrich
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Schmunkamp, Dietmar
Wagner, Andreas
Webel, Tobias
Weiss, Ulrich
description The present invention relates to system clocking in computer systems. In particular, it relates to system clocking in high-end multi-processor, multi-node server computer systems with an enhanced degree of performance and reliability and to a method for dynamically switching between a first and a second clock signal, if the first should fail. More redundancy even to the Dynamic Clock Switching Circuit (DCSC) and the wiring from there to multiple, PLL-() free clock chips is provided. Instead of only one DCSC and one single wiring, two of them (---) are used combined with a further particular logic present on each clock chip, which in combination generate two synchronous, fine-tuned, minimum-shifted clock signals and select always the first of them to arrive at a FlipFlop controlling the output for clock distribution wiring.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07308592</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07308592</sourcerecordid><originalsourceid>FETCH-uspatents_grants_073085923</originalsourceid><addsrcrecordid>eNqNyrEKwkAMANBbHKT6D_mBQrGIOleLs7hL7EUJXHMlyQn-vRX8AKe3vGU4XigWiSgO2QZOCT0rRDZXvhfnLMACCGNJzvWkeSCzeRjpi2be5jSuwuKByWj9swrQn67duS42oZO43Z6KX5pd2-y3h037R_kA6-M0qg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Redundant oscillator distribution in a multi-processor server system</title><source>USPTO Issued Patents</source><creator>Schmunkamp, Dietmar ; Wagner, Andreas ; Webel, Tobias ; Weiss, Ulrich</creator><creatorcontrib>Schmunkamp, Dietmar ; Wagner, Andreas ; Webel, Tobias ; Weiss, Ulrich ; International Business Machines Corporation</creatorcontrib><description>The present invention relates to system clocking in computer systems. In particular, it relates to system clocking in high-end multi-processor, multi-node server computer systems with an enhanced degree of performance and reliability and to a method for dynamically switching between a first and a second clock signal, if the first should fail. More redundancy even to the Dynamic Clock Switching Circuit (DCSC) and the wiring from there to multiple, PLL-() free clock chips is provided. Instead of only one DCSC and one single wiring, two of them (---) are used combined with a further particular logic present on each clock chip, which in combination generate two synchronous, fine-tuned, minimum-shifted clock signals and select always the first of them to arrive at a FlipFlop controlling the output for clock distribution wiring.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7308592$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7308592$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Schmunkamp, Dietmar</creatorcontrib><creatorcontrib>Wagner, Andreas</creatorcontrib><creatorcontrib>Webel, Tobias</creatorcontrib><creatorcontrib>Weiss, Ulrich</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Redundant oscillator distribution in a multi-processor server system</title><description>The present invention relates to system clocking in computer systems. In particular, it relates to system clocking in high-end multi-processor, multi-node server computer systems with an enhanced degree of performance and reliability and to a method for dynamically switching between a first and a second clock signal, if the first should fail. More redundancy even to the Dynamic Clock Switching Circuit (DCSC) and the wiring from there to multiple, PLL-() free clock chips is provided. Instead of only one DCSC and one single wiring, two of them (---) are used combined with a further particular logic present on each clock chip, which in combination generate two synchronous, fine-tuned, minimum-shifted clock signals and select always the first of them to arrive at a FlipFlop controlling the output for clock distribution wiring.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNyrEKwkAMANBbHKT6D_mBQrGIOleLs7hL7EUJXHMlyQn-vRX8AKe3vGU4XigWiSgO2QZOCT0rRDZXvhfnLMACCGNJzvWkeSCzeRjpi2be5jSuwuKByWj9swrQn67duS42oZO43Z6KX5pd2-y3h037R_kA6-M0qg</recordid><startdate>20071211</startdate><enddate>20071211</enddate><creator>Schmunkamp, Dietmar</creator><creator>Wagner, Andreas</creator><creator>Webel, Tobias</creator><creator>Weiss, Ulrich</creator><scope>EFH</scope></search><sort><creationdate>20071211</creationdate><title>Redundant oscillator distribution in a multi-processor server system</title><author>Schmunkamp, Dietmar ; Wagner, Andreas ; Webel, Tobias ; Weiss, Ulrich</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_073085923</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Schmunkamp, Dietmar</creatorcontrib><creatorcontrib>Wagner, Andreas</creatorcontrib><creatorcontrib>Webel, Tobias</creatorcontrib><creatorcontrib>Weiss, Ulrich</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Schmunkamp, Dietmar</au><au>Wagner, Andreas</au><au>Webel, Tobias</au><au>Weiss, Ulrich</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Redundant oscillator distribution in a multi-processor server system</title><date>2007-12-11</date><risdate>2007</risdate><abstract>The present invention relates to system clocking in computer systems. In particular, it relates to system clocking in high-end multi-processor, multi-node server computer systems with an enhanced degree of performance and reliability and to a method for dynamically switching between a first and a second clock signal, if the first should fail. More redundancy even to the Dynamic Clock Switching Circuit (DCSC) and the wiring from there to multiple, PLL-() free clock chips is provided. Instead of only one DCSC and one single wiring, two of them (---) are used combined with a further particular logic present on each clock chip, which in combination generate two synchronous, fine-tuned, minimum-shifted clock signals and select always the first of them to arrive at a FlipFlop controlling the output for clock distribution wiring.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07308592
source USPTO Issued Patents
title Redundant oscillator distribution in a multi-processor server system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T07%3A06%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Schmunkamp,%20Dietmar&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2007-12-11&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07308592%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true