RFID tag design with circuitry for wafer level testing
Technologies suitable for on-wafer testing in the ubiquitous computing era are disclosed. Among the inventive features disclosed are: 1) clustering of wafer test probe landing area sites for parallel test sequencing; 2) on wafer test wiring that runs along the wafer's scribe regions; 3) on-wafe...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Glidden, Robert M Hara, Dennis Kiyoshi Oliver, Ronald A Kuhn, Jay A Hyde, John D |
| description | Technologies suitable for on-wafer testing in the ubiquitous computing era are disclosed. Among the inventive features disclosed are: 1) clustering of wafer test probe landing area sites for parallel test sequencing; 2) on wafer test wiring that runs along the wafer's scribe regions; 3) on-wafer test wiring that can be scribed and yet thwart the spread of contamination into the product die; 4) an RFID tag design that allows for on-wafer testing without imposing substantial semiconductor surface area penalty; 5) an RFID tag design that includes built-in self test (BIST) circuitry for the RFID tag's non-volatile memory. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07307528</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07307528</sourcerecordid><originalsourceid>FETCH-uspatents_grants_073075283</originalsourceid><addsrcrecordid>eNrjZDALcvN0UShJTFdISS3OTM9TKM8syVBIzixKLs0sKapUSMsvUihPTEstUshJLUvNUShJLS7JzEvnYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDc2MDc1MjCmAglACKlLfI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>RFID tag design with circuitry for wafer level testing</title><source>USPTO Issued Patents</source><creator>Glidden, Robert M ; Hara, Dennis Kiyoshi ; Oliver, Ronald A ; Kuhn, Jay A ; Hyde, John D</creator><creatorcontrib>Glidden, Robert M ; Hara, Dennis Kiyoshi ; Oliver, Ronald A ; Kuhn, Jay A ; Hyde, John D ; IMPINJ, Inc</creatorcontrib><description>Technologies suitable for on-wafer testing in the ubiquitous computing era are disclosed. Among the inventive features disclosed are: 1) clustering of wafer test probe landing area sites for parallel test sequencing; 2) on wafer test wiring that runs along the wafer's scribe regions; 3) on-wafer test wiring that can be scribed and yet thwart the spread of contamination into the product die; 4) an RFID tag design that allows for on-wafer testing without imposing substantial semiconductor surface area penalty; 5) an RFID tag design that includes built-in self test (BIST) circuitry for the RFID tag's non-volatile memory.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7307528$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7307528$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Glidden, Robert M</creatorcontrib><creatorcontrib>Hara, Dennis Kiyoshi</creatorcontrib><creatorcontrib>Oliver, Ronald A</creatorcontrib><creatorcontrib>Kuhn, Jay A</creatorcontrib><creatorcontrib>Hyde, John D</creatorcontrib><creatorcontrib>IMPINJ, Inc</creatorcontrib><title>RFID tag design with circuitry for wafer level testing</title><description>Technologies suitable for on-wafer testing in the ubiquitous computing era are disclosed. Among the inventive features disclosed are: 1) clustering of wafer test probe landing area sites for parallel test sequencing; 2) on wafer test wiring that runs along the wafer's scribe regions; 3) on-wafer test wiring that can be scribed and yet thwart the spread of contamination into the product die; 4) an RFID tag design that allows for on-wafer testing without imposing substantial semiconductor surface area penalty; 5) an RFID tag design that includes built-in self test (BIST) circuitry for the RFID tag's non-volatile memory.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDALcvN0UShJTFdISS3OTM9TKM8syVBIzixKLs0sKapUSMsvUihPTEstUshJLUvNUShJLS7JzEvnYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDc2MDc1MjCmAglACKlLfI</recordid><startdate>20071211</startdate><enddate>20071211</enddate><creator>Glidden, Robert M</creator><creator>Hara, Dennis Kiyoshi</creator><creator>Oliver, Ronald A</creator><creator>Kuhn, Jay A</creator><creator>Hyde, John D</creator><scope>EFH</scope></search><sort><creationdate>20071211</creationdate><title>RFID tag design with circuitry for wafer level testing</title><author>Glidden, Robert M ; Hara, Dennis Kiyoshi ; Oliver, Ronald A ; Kuhn, Jay A ; Hyde, John D</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_073075283</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Glidden, Robert M</creatorcontrib><creatorcontrib>Hara, Dennis Kiyoshi</creatorcontrib><creatorcontrib>Oliver, Ronald A</creatorcontrib><creatorcontrib>Kuhn, Jay A</creatorcontrib><creatorcontrib>Hyde, John D</creatorcontrib><creatorcontrib>IMPINJ, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Glidden, Robert M</au><au>Hara, Dennis Kiyoshi</au><au>Oliver, Ronald A</au><au>Kuhn, Jay A</au><au>Hyde, John D</au><aucorp>IMPINJ, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>RFID tag design with circuitry for wafer level testing</title><date>2007-12-11</date><risdate>2007</risdate><abstract>Technologies suitable for on-wafer testing in the ubiquitous computing era are disclosed. Among the inventive features disclosed are: 1) clustering of wafer test probe landing area sites for parallel test sequencing; 2) on wafer test wiring that runs along the wafer's scribe regions; 3) on-wafer test wiring that can be scribed and yet thwart the spread of contamination into the product die; 4) an RFID tag design that allows for on-wafer testing without imposing substantial semiconductor surface area penalty; 5) an RFID tag design that includes built-in self test (BIST) circuitry for the RFID tag's non-volatile memory.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_07307528 |
| source | USPTO Issued Patents |
| title | RFID tag design with circuitry for wafer level testing |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T13%3A56%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Glidden,%20Robert%20M&rft.aucorp=IMPINJ,%20Inc&rft.date=2007-12-11&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07307528%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |