Embedded transport acceleration architecture

Embedded transport acceleration architecture

An apparatus and a system may include an adaptation module, a plurality of Direct Transport Interfaces (DTIs), a DTI accelerator, and a Transport Control Protocol/Internet Protocol (TCP/IP) accelerator. The adaptation module may provide a translated sockets call from an application program to one of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: McAlpine, Gary L, Minturn, David B, Shah, Hemal V, Foong, Annie, Regnier, Greg J, Saletore, Vikram A
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator McAlpine, Gary L
Minturn, David B
Shah, Hemal V
Foong, Annie
Regnier, Greg J
Saletore, Vikram A
description An apparatus and a system may include an adaptation module, a plurality of Direct Transport Interfaces (DTIs), a DTI accelerator, and a Transport Control Protocol/Internet Protocol (TCP/IP) accelerator. The adaptation module may provide a translated sockets call from an application program to one of the DTIs, where an included set of memory structures may couple the translated sockets call to the DTI accelerator, which may in turn couple the set of memory structures to the TCP/IP accelerator. An article may include data causing a machine to perform a method including: receiving an application program sockets call at the adaptation module, deriving a translated sockets call from the application program sockets call, receiving the translated sockets call at a DTI, coupling the translated sockets call to a DTI accelerator using a set of memory structures in the DTI, and coupling the set of memory structures to a TCP/IP accelerator.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07305493</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07305493</sourcerecordid><originalsourceid>FETCH-uspatents_grants_073054933</originalsourceid><addsrcrecordid>eNrjZNBxzU1KTUlJTVEoKUrMKy7ILypRSExOTs1JLUosyczPU0gsSs7ILElNLiktSuVhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elAU4CUgbmxgamJpbExEUoApWIrQw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Embedded transport acceleration architecture</title><source>USPTO Issued Patents</source><creator>McAlpine, Gary L ; Minturn, David B ; Shah, Hemal V ; Foong, Annie ; Regnier, Greg J ; Saletore, Vikram A</creator><creatorcontrib>McAlpine, Gary L ; Minturn, David B ; Shah, Hemal V ; Foong, Annie ; Regnier, Greg J ; Saletore, Vikram A ; Intel Corporation</creatorcontrib><description>An apparatus and a system may include an adaptation module, a plurality of Direct Transport Interfaces (DTIs), a DTI accelerator, and a Transport Control Protocol/Internet Protocol (TCP/IP) accelerator. The adaptation module may provide a translated sockets call from an application program to one of the DTIs, where an included set of memory structures may couple the translated sockets call to the DTI accelerator, which may in turn couple the set of memory structures to the TCP/IP accelerator. An article may include data causing a machine to perform a method including: receiving an application program sockets call at the adaptation module, deriving a translated sockets call from the application program sockets call, receiving the translated sockets call at a DTI, coupling the translated sockets call to a DTI accelerator using a set of memory structures in the DTI, and coupling the set of memory structures to a TCP/IP accelerator.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7305493$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7305493$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>McAlpine, Gary L</creatorcontrib><creatorcontrib>Minturn, David B</creatorcontrib><creatorcontrib>Shah, Hemal V</creatorcontrib><creatorcontrib>Foong, Annie</creatorcontrib><creatorcontrib>Regnier, Greg J</creatorcontrib><creatorcontrib>Saletore, Vikram A</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><title>Embedded transport acceleration architecture</title><description>An apparatus and a system may include an adaptation module, a plurality of Direct Transport Interfaces (DTIs), a DTI accelerator, and a Transport Control Protocol/Internet Protocol (TCP/IP) accelerator. The adaptation module may provide a translated sockets call from an application program to one of the DTIs, where an included set of memory structures may couple the translated sockets call to the DTI accelerator, which may in turn couple the set of memory structures to the TCP/IP accelerator. An article may include data causing a machine to perform a method including: receiving an application program sockets call at the adaptation module, deriving a translated sockets call from the application program sockets call, receiving the translated sockets call at a DTI, coupling the translated sockets call to a DTI accelerator using a set of memory structures in the DTI, and coupling the set of memory structures to a TCP/IP accelerator.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZNBxzU1KTUlJTVEoKUrMKy7ILypRSExOTs1JLUosyczPU0gsSs7ILElNLiktSuVhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elAU4CUgbmxgamJpbExEUoApWIrQw</recordid><startdate>20071204</startdate><enddate>20071204</enddate><creator>McAlpine, Gary L</creator><creator>Minturn, David B</creator><creator>Shah, Hemal V</creator><creator>Foong, Annie</creator><creator>Regnier, Greg J</creator><creator>Saletore, Vikram A</creator><scope>EFH</scope></search><sort><creationdate>20071204</creationdate><title>Embedded transport acceleration architecture</title><author>McAlpine, Gary L ; Minturn, David B ; Shah, Hemal V ; Foong, Annie ; Regnier, Greg J ; Saletore, Vikram A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_073054933</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>McAlpine, Gary L</creatorcontrib><creatorcontrib>Minturn, David B</creatorcontrib><creatorcontrib>Shah, Hemal V</creatorcontrib><creatorcontrib>Foong, Annie</creatorcontrib><creatorcontrib>Regnier, Greg J</creatorcontrib><creatorcontrib>Saletore, Vikram A</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>McAlpine, Gary L</au><au>Minturn, David B</au><au>Shah, Hemal V</au><au>Foong, Annie</au><au>Regnier, Greg J</au><au>Saletore, Vikram A</au><aucorp>Intel Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Embedded transport acceleration architecture</title><date>2007-12-04</date><risdate>2007</risdate><abstract>An apparatus and a system may include an adaptation module, a plurality of Direct Transport Interfaces (DTIs), a DTI accelerator, and a Transport Control Protocol/Internet Protocol (TCP/IP) accelerator. The adaptation module may provide a translated sockets call from an application program to one of the DTIs, where an included set of memory structures may couple the translated sockets call to the DTI accelerator, which may in turn couple the set of memory structures to the TCP/IP accelerator. An article may include data causing a machine to perform a method including: receiving an application program sockets call at the adaptation module, deriving a translated sockets call from the application program sockets call, receiving the translated sockets call at a DTI, coupling the translated sockets call to a DTI accelerator using a set of memory structures in the DTI, and coupling the set of memory structures to a TCP/IP accelerator.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07305493
source USPTO Issued Patents
title Embedded transport acceleration architecture
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T14%3A55%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=McAlpine,%20Gary%20L&rft.aucorp=Intel%20Corporation&rft.date=2007-12-04&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07305493%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true