Method and apparatus for automatically checking circuit layout routing

Method and apparatus for automatically checking circuit layout routing

A method and apparatus for checking topology layout routing is described. A method for checking topology layout routing includes accessing actual topology layout information of a circuit. Then, compliance topology information is established. Then, the method checks the actual topology layout informa...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Nicolino, Jr, Sam J, Chayut, Ira G
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Nicolino, Jr, Sam J
Chayut, Ira G
description A method and apparatus for checking topology layout routing is described. A method for checking topology layout routing includes accessing actual topology layout information of a circuit. Then, compliance topology information is established. Then, the method checks the actual topology layout information complies with the compliance topology information. Then, the method presents violations of the compliance topology information.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07281232</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07281232</sourcerecordid><originalsourceid>FETCH-uspatents_grants_072812323</originalsourceid><addsrcrecordid>eNrjZHDzTS3JyE9RSMwD4oKCxKLEktJihbT8IoXE0pL83MSSzOTEnJxKheSM1OTszLx0heTMouTSzBKFnMTK_NIShSIgARTmYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDcyMLQyNjImAglAC9YNQc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and apparatus for automatically checking circuit layout routing</title><source>USPTO Issued Patents</source><creator>Nicolino, Jr, Sam J ; Chayut, Ira G</creator><creatorcontrib>Nicolino, Jr, Sam J ; Chayut, Ira G ; Nvidia Corporation</creatorcontrib><description>A method and apparatus for checking topology layout routing is described. A method for checking topology layout routing includes accessing actual topology layout information of a circuit. Then, compliance topology information is established. Then, the method checks the actual topology layout information complies with the compliance topology information. Then, the method presents violations of the compliance topology information.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7281232$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7281232$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Nicolino, Jr, Sam J</creatorcontrib><creatorcontrib>Chayut, Ira G</creatorcontrib><creatorcontrib>Nvidia Corporation</creatorcontrib><title>Method and apparatus for automatically checking circuit layout routing</title><description>A method and apparatus for checking topology layout routing is described. A method for checking topology layout routing includes accessing actual topology layout information of a circuit. Then, compliance topology information is established. Then, the method checks the actual topology layout information complies with the compliance topology information. Then, the method presents violations of the compliance topology information.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZHDzTS3JyE9RSMwD4oKCxKLEktJihbT8IoXE0pL83MSSzOTEnJxKheSM1OTszLx0heTMouTSzBKFnMTK_NIShSIgARTmYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDcyMLQyNjImAglAC9YNQc</recordid><startdate>20071009</startdate><enddate>20071009</enddate><creator>Nicolino, Jr, Sam J</creator><creator>Chayut, Ira G</creator><scope>EFH</scope></search><sort><creationdate>20071009</creationdate><title>Method and apparatus for automatically checking circuit layout routing</title><author>Nicolino, Jr, Sam J ; Chayut, Ira G</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_072812323</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Nicolino, Jr, Sam J</creatorcontrib><creatorcontrib>Chayut, Ira G</creatorcontrib><creatorcontrib>Nvidia Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Nicolino, Jr, Sam J</au><au>Chayut, Ira G</au><aucorp>Nvidia Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and apparatus for automatically checking circuit layout routing</title><date>2007-10-09</date><risdate>2007</risdate><abstract>A method and apparatus for checking topology layout routing is described. A method for checking topology layout routing includes accessing actual topology layout information of a circuit. Then, compliance topology information is established. Then, the method checks the actual topology layout information complies with the compliance topology information. Then, the method presents violations of the compliance topology information.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07281232
source USPTO Issued Patents
title Method and apparatus for automatically checking circuit layout routing
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T10%3A44%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Nicolino,%20Jr,%20Sam%20J&rft.aucorp=Nvidia%20Corporation&rft.date=2007-10-09&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07281232%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true