Marker for alignment of non-transparent gate layer, method for manufacturing such a marker, and use of such a marker in a lithographic apparatus

Marker for alignment of non-transparent gate layer, method for manufacturing such a marker, and use of such a marker in a lithographic apparatus

A method for manufacturing a marker structure including line elements and trench elements arranged in a repetitive order includes filling the trench elements with silicon dioxide and leveling the marker structure. A sacrificial oxide layer is grown on the semiconductor surface, and a first subset of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Van Haren, Richard Johannes Franciscus, Lalbahadoersing, Sanjaysingh, Megens, Henry
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Van Haren, Richard Johannes Franciscus
Lalbahadoersing, Sanjaysingh
Megens, Henry
description A method for manufacturing a marker structure including line elements and trench elements arranged in a repetitive order includes filling the trench elements with silicon dioxide and leveling the marker structure. A sacrificial oxide layer is grown on the semiconductor surface, and a first subset of the line elements is exposed to an ion implantation beam including a dopant species to dope and change an etching rate of the first subset. The substrate is annealed to activate the dopant species, and the semiconductor surface is etched to remove the sacrificial oxide layer and to level the first subset to a first level and to create a topology such that the first subset has a first level differing from a second level of a surface portion of the marker structure different from the first subset.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07271073</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07271073</sourcerecordid><originalsourceid>FETCH-uspatents_grants_072710733</originalsourceid><addsrcrecordid>eNqNjjEOwjAMRbswIOAOPkArFTr0AAjEwsaOrDZJI1KncpyBW3BkHMTCxvStb__nv65eV-SHYbCRAYN3NBsSiBYoUiOMlBbkYjkUAwGfhmuYjUxx_GRmpGxxkMyeHKQ8TIBqFmYNSCPkZAruZwOedA5eKY5xmfwAuOgflJy21cpiSGb31U0F59PteGmyNhFtku6aKdL2h37f9l33x8kbowJPXA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Marker for alignment of non-transparent gate layer, method for manufacturing such a marker, and use of such a marker in a lithographic apparatus</title><source>USPTO Issued Patents</source><creator>Van Haren, Richard Johannes Franciscus ; Lalbahadoersing, Sanjaysingh ; Megens, Henry</creator><creatorcontrib>Van Haren, Richard Johannes Franciscus ; Lalbahadoersing, Sanjaysingh ; Megens, Henry ; ASML Nertherlands B.V</creatorcontrib><description>A method for manufacturing a marker structure including line elements and trench elements arranged in a repetitive order includes filling the trench elements with silicon dioxide and leveling the marker structure. A sacrificial oxide layer is grown on the semiconductor surface, and a first subset of the line elements is exposed to an ion implantation beam including a dopant species to dope and change an etching rate of the first subset. The substrate is annealed to activate the dopant species, and the semiconductor surface is etched to remove the sacrificial oxide layer and to level the first subset to a first level and to create a topology such that the first subset has a first level differing from a second level of a surface portion of the marker structure different from the first subset.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7271073$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64037</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7271073$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Van Haren, Richard Johannes Franciscus</creatorcontrib><creatorcontrib>Lalbahadoersing, Sanjaysingh</creatorcontrib><creatorcontrib>Megens, Henry</creatorcontrib><creatorcontrib>ASML Nertherlands B.V</creatorcontrib><title>Marker for alignment of non-transparent gate layer, method for manufacturing such a marker, and use of such a marker in a lithographic apparatus</title><description>A method for manufacturing a marker structure including line elements and trench elements arranged in a repetitive order includes filling the trench elements with silicon dioxide and leveling the marker structure. A sacrificial oxide layer is grown on the semiconductor surface, and a first subset of the line elements is exposed to an ion implantation beam including a dopant species to dope and change an etching rate of the first subset. The substrate is annealed to activate the dopant species, and the semiconductor surface is etched to remove the sacrificial oxide layer and to level the first subset to a first level and to create a topology such that the first subset has a first level differing from a second level of a surface portion of the marker structure different from the first subset.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjjEOwjAMRbswIOAOPkArFTr0AAjEwsaOrDZJI1KncpyBW3BkHMTCxvStb__nv65eV-SHYbCRAYN3NBsSiBYoUiOMlBbkYjkUAwGfhmuYjUxx_GRmpGxxkMyeHKQ8TIBqFmYNSCPkZAruZwOedA5eKY5xmfwAuOgflJy21cpiSGb31U0F59PteGmyNhFtku6aKdL2h37f9l33x8kbowJPXA</recordid><startdate>20070918</startdate><enddate>20070918</enddate><creator>Van Haren, Richard Johannes Franciscus</creator><creator>Lalbahadoersing, Sanjaysingh</creator><creator>Megens, Henry</creator><scope>EFH</scope></search><sort><creationdate>20070918</creationdate><title>Marker for alignment of non-transparent gate layer, method for manufacturing such a marker, and use of such a marker in a lithographic apparatus</title><author>Van Haren, Richard Johannes Franciscus ; Lalbahadoersing, Sanjaysingh ; Megens, Henry</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_072710733</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Van Haren, Richard Johannes Franciscus</creatorcontrib><creatorcontrib>Lalbahadoersing, Sanjaysingh</creatorcontrib><creatorcontrib>Megens, Henry</creatorcontrib><creatorcontrib>ASML Nertherlands B.V</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Van Haren, Richard Johannes Franciscus</au><au>Lalbahadoersing, Sanjaysingh</au><au>Megens, Henry</au><aucorp>ASML Nertherlands B.V</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Marker for alignment of non-transparent gate layer, method for manufacturing such a marker, and use of such a marker in a lithographic apparatus</title><date>2007-09-18</date><risdate>2007</risdate><abstract>A method for manufacturing a marker structure including line elements and trench elements arranged in a repetitive order includes filling the trench elements with silicon dioxide and leveling the marker structure. A sacrificial oxide layer is grown on the semiconductor surface, and a first subset of the line elements is exposed to an ion implantation beam including a dopant species to dope and change an etching rate of the first subset. The substrate is annealed to activate the dopant species, and the semiconductor surface is etched to remove the sacrificial oxide layer and to level the first subset to a first level and to create a topology such that the first subset has a first level differing from a second level of a surface portion of the marker structure different from the first subset.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07271073
source USPTO Issued Patents
title Marker for alignment of non-transparent gate layer, method for manufacturing such a marker, and use of such a marker in a lithographic apparatus
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-13T13%3A50%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Van%20Haren,%20Richard%20Johannes%20Franciscus&rft.aucorp=ASML%20Nertherlands%20B.V&rft.date=2007-09-18&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07271073%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true