Serial digital signal transmission apparatus

Serial digital signal transmission apparatus

A serial digital signal transmission apparatus can transmit HDTV digital serial signals with little jitter while utilizing the SRTS method. In the apparatus, parallel clocks are counted by an N counter to be supplied to the latch circuit, which latches the output count of a p-bit counter, RTSs are s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Shiozawa, Takahiro, Murakami, Kurenai, Kawataka, Nobuto
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Shiozawa, Takahiro
Murakami, Kurenai
Kawataka, Nobuto
description A serial digital signal transmission apparatus can transmit HDTV digital serial signals with little jitter while utilizing the SRTS method. In the apparatus, parallel clocks are counted by an N counter to be supplied to the latch circuit, which latches the output count of a p-bit counter, RTSs are supplied from the latch circuit, as the result of comparison gated by a gate circuit is supplied to a PLL circuit and multiplied by N, parallel clocks of 74.25 MHz or 74.25/1.001 MHz, which are inputs to the N counter are regenerated (N is 8, 15 or 16), and transmitted data undergo parallel-to-serial conversion by a PS converter with these parallel clocks.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07269225</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07269225</sourcerecordid><originalsourceid>FETCH-uspatents_grants_072692253</originalsourceid><addsrcrecordid>eNrjZNAJTi3KTMxRSMlMzywB0sWZ6XlAqqQoMa84N7O4ODM_TyGxoCCxKLGktJiHgTUtMac4lRdKczMouLmGOHvolhYXJJak5pUUx6cDNQIpA3MjM0sjI1NjIpQAAJ7wKzo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Serial digital signal transmission apparatus</title><source>USPTO Issued Patents</source><creator>Shiozawa, Takahiro ; Murakami, Kurenai ; Kawataka, Nobuto</creator><creatorcontrib>Shiozawa, Takahiro ; Murakami, Kurenai ; Kawataka, Nobuto ; NEC Corporation</creatorcontrib><description>A serial digital signal transmission apparatus can transmit HDTV digital serial signals with little jitter while utilizing the SRTS method. In the apparatus, parallel clocks are counted by an N counter to be supplied to the latch circuit, which latches the output count of a p-bit counter, RTSs are supplied from the latch circuit, as the result of comparison gated by a gate circuit is supplied to a PLL circuit and multiplied by N, parallel clocks of 74.25 MHz or 74.25/1.001 MHz, which are inputs to the N counter are regenerated (N is 8, 15 or 16), and transmitted data undergo parallel-to-serial conversion by a PS converter with these parallel clocks.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7269225$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7269225$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Shiozawa, Takahiro</creatorcontrib><creatorcontrib>Murakami, Kurenai</creatorcontrib><creatorcontrib>Kawataka, Nobuto</creatorcontrib><creatorcontrib>NEC Corporation</creatorcontrib><title>Serial digital signal transmission apparatus</title><description>A serial digital signal transmission apparatus can transmit HDTV digital serial signals with little jitter while utilizing the SRTS method. In the apparatus, parallel clocks are counted by an N counter to be supplied to the latch circuit, which latches the output count of a p-bit counter, RTSs are supplied from the latch circuit, as the result of comparison gated by a gate circuit is supplied to a PLL circuit and multiplied by N, parallel clocks of 74.25 MHz or 74.25/1.001 MHz, which are inputs to the N counter are regenerated (N is 8, 15 or 16), and transmitted data undergo parallel-to-serial conversion by a PS converter with these parallel clocks.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZNAJTi3KTMxRSMlMzywB0sWZ6XlAqqQoMa84N7O4ODM_TyGxoCCxKLGktJiHgTUtMac4lRdKczMouLmGOHvolhYXJJak5pUUx6cDNQIpA3MjM0sjI1NjIpQAAJ7wKzo</recordid><startdate>20070911</startdate><enddate>20070911</enddate><creator>Shiozawa, Takahiro</creator><creator>Murakami, Kurenai</creator><creator>Kawataka, Nobuto</creator><scope>EFH</scope></search><sort><creationdate>20070911</creationdate><title>Serial digital signal transmission apparatus</title><author>Shiozawa, Takahiro ; Murakami, Kurenai ; Kawataka, Nobuto</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_072692253</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Shiozawa, Takahiro</creatorcontrib><creatorcontrib>Murakami, Kurenai</creatorcontrib><creatorcontrib>Kawataka, Nobuto</creatorcontrib><creatorcontrib>NEC Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Shiozawa, Takahiro</au><au>Murakami, Kurenai</au><au>Kawataka, Nobuto</au><aucorp>NEC Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Serial digital signal transmission apparatus</title><date>2007-09-11</date><risdate>2007</risdate><abstract>A serial digital signal transmission apparatus can transmit HDTV digital serial signals with little jitter while utilizing the SRTS method. In the apparatus, parallel clocks are counted by an N counter to be supplied to the latch circuit, which latches the output count of a p-bit counter, RTSs are supplied from the latch circuit, as the result of comparison gated by a gate circuit is supplied to a PLL circuit and multiplied by N, parallel clocks of 74.25 MHz or 74.25/1.001 MHz, which are inputs to the N counter are regenerated (N is 8, 15 or 16), and transmitted data undergo parallel-to-serial conversion by a PS converter with these parallel clocks.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07269225
source USPTO Issued Patents
title Serial digital signal transmission apparatus
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T03%3A46%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Shiozawa,%20Takahiro&rft.aucorp=NEC%20Corporation&rft.date=2007-09-11&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07269225%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true