Output clock phase-alignment circuit
A clock generator has a reset circuit and (at least) two dividers, where each divider divides a reference clock signal by a divisor value to generate an output clock signal. The reset circuit generates reset signals for the dividers, where the reset signals are delayed relative to one another by a s...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Johnson, Phillip L Powell, Gary P Scholz, Harold N |
| description | A clock generator has a reset circuit and (at least) two dividers, where each divider divides a reference clock signal by a divisor value to generate an output clock signal. The reset circuit generates reset signals for the dividers, where the reset signals are delayed relative to one another by a selected number of reference clock cycles, such that the dividers generate output clock signals having a desired phase offset between them. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07253674</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07253674</sourcerecordid><originalsourceid>FETCH-uspatents_grants_072536743</originalsourceid><addsrcrecordid>eNrjZFDxLy0pKC1RSM7JT85WKMhILE7VTczJTM_LTc0DimYWJZdmlvAwsKYl5hSn8kJpbgYFN9cQZw_d0uKCxBKgwuL49KJEEGVgbmRqbGZuYkyEEgADRifq</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Output clock phase-alignment circuit</title><source>USPTO Issued Patents</source><creator>Johnson, Phillip L ; Powell, Gary P ; Scholz, Harold N</creator><creatorcontrib>Johnson, Phillip L ; Powell, Gary P ; Scholz, Harold N ; Lattice Semicondutor Corporation</creatorcontrib><description>A clock generator has a reset circuit and (at least) two dividers, where each divider divides a reference clock signal by a divisor value to generate an output clock signal. The reset circuit generates reset signals for the dividers, where the reset signals are delayed relative to one another by a selected number of reference clock cycles, such that the dividers generate output clock signals having a desired phase offset between them.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7253674$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64015</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7253674$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Johnson, Phillip L</creatorcontrib><creatorcontrib>Powell, Gary P</creatorcontrib><creatorcontrib>Scholz, Harold N</creatorcontrib><creatorcontrib>Lattice Semicondutor Corporation</creatorcontrib><title>Output clock phase-alignment circuit</title><description>A clock generator has a reset circuit and (at least) two dividers, where each divider divides a reference clock signal by a divisor value to generate an output clock signal. The reset circuit generates reset signals for the dividers, where the reset signals are delayed relative to one another by a selected number of reference clock cycles, such that the dividers generate output clock signals having a desired phase offset between them.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZFDxLy0pKC1RSM7JT85WKMhILE7VTczJTM_LTc0DimYWJZdmlvAwsKYl5hSn8kJpbgYFN9cQZw_d0uKCxBKgwuL49KJEEGVgbmRqbGZuYkyEEgADRifq</recordid><startdate>20070807</startdate><enddate>20070807</enddate><creator>Johnson, Phillip L</creator><creator>Powell, Gary P</creator><creator>Scholz, Harold N</creator><scope>EFH</scope></search><sort><creationdate>20070807</creationdate><title>Output clock phase-alignment circuit</title><author>Johnson, Phillip L ; Powell, Gary P ; Scholz, Harold N</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_072536743</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Johnson, Phillip L</creatorcontrib><creatorcontrib>Powell, Gary P</creatorcontrib><creatorcontrib>Scholz, Harold N</creatorcontrib><creatorcontrib>Lattice Semicondutor Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Johnson, Phillip L</au><au>Powell, Gary P</au><au>Scholz, Harold N</au><aucorp>Lattice Semicondutor Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Output clock phase-alignment circuit</title><date>2007-08-07</date><risdate>2007</risdate><abstract>A clock generator has a reset circuit and (at least) two dividers, where each divider divides a reference clock signal by a divisor value to generate an output clock signal. The reset circuit generates reset signals for the dividers, where the reset signals are delayed relative to one another by a selected number of reference clock cycles, such that the dividers generate output clock signals having a desired phase offset between them.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_07253674 |
| source | USPTO Issued Patents |
| title | Output clock phase-alignment circuit |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T18%3A17%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Johnson,%20Phillip%20L&rft.aucorp=Lattice%20Semicondutor%20Corporation&rft.date=2007-08-07&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07253674%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |