Semiconductor package with improved chip attachment and manufacturing method thereof

A semiconductor package comprises a chip having a top surface for chip pads and a bottom surface opposite the top surface. The top and bottom surfaces define side surfaces. The package further includes an adhesive layer provided within a chip-attaching area substantially defined by side surfaces of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lee, Jong-Ung, Sin, Wha-Su, Jeon, Jong-Keun
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Lee, Jong-Ung
Sin, Wha-Su
Jeon, Jong-Keun
description A semiconductor package comprises a chip having a top surface for chip pads and a bottom surface opposite the top surface. The top and bottom surfaces define side surfaces. The package further includes an adhesive layer provided within a chip-attaching area substantially defined by side surfaces of the chip and attaches a chip to, for example, a substrate having substrate pads. This prevents the contamination of the substrate pads by the adhesive layer. In one embodiment, the adhesive layer has at least one hole formed therethrough to expose a portion of the bottom surface of the chip. The adhesive layer may include at least one passage laterally connecting the hole to the outside. Alternatively, the adhesive layer has a plurality of adhesive parts separately disposed on the semiconductor chip.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07235887</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07235887</sourcerecordid><originalsourceid>FETCH-uspatents_grants_072358873</originalsourceid><addsrcrecordid>eNqNzDsKAkEMgOFpLES9Qy4giIvs9qLYu72ETOaBzoNMRq-vggew-pqff2nmK6dIJdtOWgQq0h09wytqgJiqlCdboBAroCpSSJwVMFtImLtD0i4xe0isoVjQwMLFrc3C4aPx5ufKwPk0Hy_b3irq59BuXvDLbtwPh2kahz-SN7eQOog</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor package with improved chip attachment and manufacturing method thereof</title><source>USPTO Issued Patents</source><creator>Lee, Jong-Ung ; Sin, Wha-Su ; Jeon, Jong-Keun</creator><creatorcontrib>Lee, Jong-Ung ; Sin, Wha-Su ; Jeon, Jong-Keun ; Samsung Electronics Co., Ltd</creatorcontrib><description>A semiconductor package comprises a chip having a top surface for chip pads and a bottom surface opposite the top surface. The top and bottom surfaces define side surfaces. The package further includes an adhesive layer provided within a chip-attaching area substantially defined by side surfaces of the chip and attaches a chip to, for example, a substrate having substrate pads. This prevents the contamination of the substrate pads by the adhesive layer. In one embodiment, the adhesive layer has at least one hole formed therethrough to expose a portion of the bottom surface of the chip. The adhesive layer may include at least one passage laterally connecting the hole to the outside. Alternatively, the adhesive layer has a plurality of adhesive parts separately disposed on the semiconductor chip.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7235887$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7235887$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lee, Jong-Ung</creatorcontrib><creatorcontrib>Sin, Wha-Su</creatorcontrib><creatorcontrib>Jeon, Jong-Keun</creatorcontrib><creatorcontrib>Samsung Electronics Co., Ltd</creatorcontrib><title>Semiconductor package with improved chip attachment and manufacturing method thereof</title><description>A semiconductor package comprises a chip having a top surface for chip pads and a bottom surface opposite the top surface. The top and bottom surfaces define side surfaces. The package further includes an adhesive layer provided within a chip-attaching area substantially defined by side surfaces of the chip and attaches a chip to, for example, a substrate having substrate pads. This prevents the contamination of the substrate pads by the adhesive layer. In one embodiment, the adhesive layer has at least one hole formed therethrough to expose a portion of the bottom surface of the chip. The adhesive layer may include at least one passage laterally connecting the hole to the outside. Alternatively, the adhesive layer has a plurality of adhesive parts separately disposed on the semiconductor chip.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNzDsKAkEMgOFpLES9Qy4giIvs9qLYu72ETOaBzoNMRq-vggew-pqff2nmK6dIJdtOWgQq0h09wytqgJiqlCdboBAroCpSSJwVMFtImLtD0i4xe0isoVjQwMLFrc3C4aPx5ufKwPk0Hy_b3irq59BuXvDLbtwPh2kahz-SN7eQOog</recordid><startdate>20070626</startdate><enddate>20070626</enddate><creator>Lee, Jong-Ung</creator><creator>Sin, Wha-Su</creator><creator>Jeon, Jong-Keun</creator><scope>EFH</scope></search><sort><creationdate>20070626</creationdate><title>Semiconductor package with improved chip attachment and manufacturing method thereof</title><author>Lee, Jong-Ung ; Sin, Wha-Su ; Jeon, Jong-Keun</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_072358873</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Lee, Jong-Ung</creatorcontrib><creatorcontrib>Sin, Wha-Su</creatorcontrib><creatorcontrib>Jeon, Jong-Keun</creatorcontrib><creatorcontrib>Samsung Electronics Co., Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lee, Jong-Ung</au><au>Sin, Wha-Su</au><au>Jeon, Jong-Keun</au><aucorp>Samsung Electronics Co., Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor package with improved chip attachment and manufacturing method thereof</title><date>2007-06-26</date><risdate>2007</risdate><abstract>A semiconductor package comprises a chip having a top surface for chip pads and a bottom surface opposite the top surface. The top and bottom surfaces define side surfaces. The package further includes an adhesive layer provided within a chip-attaching area substantially defined by side surfaces of the chip and attaches a chip to, for example, a substrate having substrate pads. This prevents the contamination of the substrate pads by the adhesive layer. In one embodiment, the adhesive layer has at least one hole formed therethrough to expose a portion of the bottom surface of the chip. The adhesive layer may include at least one passage laterally connecting the hole to the outside. Alternatively, the adhesive layer has a plurality of adhesive parts separately disposed on the semiconductor chip.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07235887
source USPTO Issued Patents
title Semiconductor package with improved chip attachment and manufacturing method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T14%3A55%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lee,%20Jong-Ung&rft.aucorp=Samsung%20Electronics%20Co.,%20Ltd&rft.date=2007-06-26&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07235887%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true