System and method for providing power managed CML transmitters for use with main and auxiliary power sources

System and method for providing power managed CML transmitters for use with main and auxiliary power sources

A system and method is provided for providing power managed common mode logic (CML) transmitters for use with main and auxiliary power sources. Power switch circuitry comprising two PMOS transistors switches the CML transmitter output circuit between a main power source node (VDD) and an auxiliary p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Segervall, Alan E
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Segervall, Alan E
description A system and method is provided for providing power managed common mode logic (CML) transmitters for use with main and auxiliary power sources. Power switch circuitry comprising two PMOS transistors switches the CML transmitter output circuit between a main power source node (VDD) and an auxiliary power source node (TXRAIL). A bias circuit biases the two PMOS transistors to place the main power source voltage on the auxiliary power source node (TXRAIL) when the value of the main power source voltage is nonzero. The bias circuit also biases the two PMOS transistors to remain off when the value of the main power source voltage on the main power source node (VDD) is zero.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07215147</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07215147</sourcerecordid><originalsourceid>FETCH-uspatents_grants_072151473</originalsourceid><addsrcrecordid>eNqNjDsOgkAQQGksjHqHuYCJ-AkHIBoLrbQ3E3eASdhdMjMrcnsJ4QBWr3nvLbP2MaiRBwwOPFkTHVRRoJP4Ycehhi72JOAxYE0OyvsNTDCoZzMSneSkBD1bM1ocphOmL7eMMsy5xiRv0nW2qLBV2sxcZXA5P8vrNmmHRsH0VY_zEbtin5_yY3H4Q_kByTZCwA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for providing power managed CML transmitters for use with main and auxiliary power sources</title><source>USPTO Issued Patents</source><creator>Segervall, Alan E</creator><creatorcontrib>Segervall, Alan E ; National Semiconductor Corporation</creatorcontrib><description>A system and method is provided for providing power managed common mode logic (CML) transmitters for use with main and auxiliary power sources. Power switch circuitry comprising two PMOS transistors switches the CML transmitter output circuit between a main power source node (VDD) and an auxiliary power source node (TXRAIL). A bias circuit biases the two PMOS transistors to place the main power source voltage on the auxiliary power source node (TXRAIL) when the value of the main power source voltage is nonzero. The bias circuit also biases the two PMOS transistors to remain off when the value of the main power source voltage on the main power source node (VDD) is zero.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7215147$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7215147$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Segervall, Alan E</creatorcontrib><creatorcontrib>National Semiconductor Corporation</creatorcontrib><title>System and method for providing power managed CML transmitters for use with main and auxiliary power sources</title><description>A system and method is provided for providing power managed common mode logic (CML) transmitters for use with main and auxiliary power sources. Power switch circuitry comprising two PMOS transistors switches the CML transmitter output circuit between a main power source node (VDD) and an auxiliary power source node (TXRAIL). A bias circuit biases the two PMOS transistors to place the main power source voltage on the auxiliary power source node (TXRAIL) when the value of the main power source voltage is nonzero. The bias circuit also biases the two PMOS transistors to remain off when the value of the main power source voltage on the main power source node (VDD) is zero.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjDsOgkAQQGksjHqHuYCJ-AkHIBoLrbQ3E3eASdhdMjMrcnsJ4QBWr3nvLbP2MaiRBwwOPFkTHVRRoJP4Ycehhi72JOAxYE0OyvsNTDCoZzMSneSkBD1bM1ocphOmL7eMMsy5xiRv0nW2qLBV2sxcZXA5P8vrNmmHRsH0VY_zEbtin5_yY3H4Q_kByTZCwA</recordid><startdate>20070508</startdate><enddate>20070508</enddate><creator>Segervall, Alan E</creator><scope>EFH</scope></search><sort><creationdate>20070508</creationdate><title>System and method for providing power managed CML transmitters for use with main and auxiliary power sources</title><author>Segervall, Alan E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_072151473</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Segervall, Alan E</creatorcontrib><creatorcontrib>National Semiconductor Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Segervall, Alan E</au><aucorp>National Semiconductor Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for providing power managed CML transmitters for use with main and auxiliary power sources</title><date>2007-05-08</date><risdate>2007</risdate><abstract>A system and method is provided for providing power managed common mode logic (CML) transmitters for use with main and auxiliary power sources. Power switch circuitry comprising two PMOS transistors switches the CML transmitter output circuit between a main power source node (VDD) and an auxiliary power source node (TXRAIL). A bias circuit biases the two PMOS transistors to place the main power source voltage on the auxiliary power source node (TXRAIL) when the value of the main power source voltage is nonzero. The bias circuit also biases the two PMOS transistors to remain off when the value of the main power source voltage on the main power source node (VDD) is zero.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07215147
source USPTO Issued Patents
title System and method for providing power managed CML transmitters for use with main and auxiliary power sources
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T02%3A29%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Segervall,%20Alan%20E&rft.aucorp=National%20Semiconductor%20Corporation&rft.date=2007-05-08&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07215147%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true