Expansion plane for PQFP/TQFP IR-package design

Expansion plane for PQFP/TQFP IR-package design

Provided is a lead frame package with an expansion plane to minimize electrical parasitics introduced into the semiconductor chip's electrical system (e.g., power delivery system, signal loops, etc.). Also provided are methods for assembling such lead frame packages into various semiconductor p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Leng, Allen Cheah Chong, Chet, Tan Ping
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Leng, Allen Cheah Chong
Chet, Tan Ping
description Provided is a lead frame package with an expansion plane to minimize electrical parasitics introduced into the semiconductor chip's electrical system (e.g., power delivery system, signal loops, etc.). Also provided are methods for assembling such lead frame packages into various semiconductor packages. Generally, a lead frame package includes a down set die attach pad over an underlying bottom plate. Both the die attach pad and the bottom plate may be used as intermediary connections for either power or ground connections. As compared to conventional lead frame package having an intermediary connection, the lead frame packages of the present invention can provide for any combination of shorter wire bond lengths, more wire bond connections, improved power delivery system, or reduced amounts of electrical parasitics.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07215009</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07215009</sourcerecordid><originalsourceid>FETCH-uspatents_grants_072150093</originalsourceid><addsrcrecordid>eNrjZNB3rShIzCvOzM9TKMhJzEtVSMsvUggIdAvQDwESCp5BugWJydmJ6akKKanFmel5PAysaYk5xam8UJqbQcHNNcTZQ7e0uCCxJDWvpDg-vSgRRBmYGxmaGhhYGhOhBABoYypP</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Expansion plane for PQFP/TQFP IR-package design</title><source>USPTO Issued Patents</source><creator>Leng, Allen Cheah Chong ; Chet, Tan Ping</creator><creatorcontrib>Leng, Allen Cheah Chong ; Chet, Tan Ping ; Altera Corporation</creatorcontrib><description>Provided is a lead frame package with an expansion plane to minimize electrical parasitics introduced into the semiconductor chip's electrical system (e.g., power delivery system, signal loops, etc.). Also provided are methods for assembling such lead frame packages into various semiconductor packages. Generally, a lead frame package includes a down set die attach pad over an underlying bottom plate. Both the die attach pad and the bottom plate may be used as intermediary connections for either power or ground connections. As compared to conventional lead frame package having an intermediary connection, the lead frame packages of the present invention can provide for any combination of shorter wire bond lengths, more wire bond connections, improved power delivery system, or reduced amounts of electrical parasitics.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7215009$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7215009$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Leng, Allen Cheah Chong</creatorcontrib><creatorcontrib>Chet, Tan Ping</creatorcontrib><creatorcontrib>Altera Corporation</creatorcontrib><title>Expansion plane for PQFP/TQFP IR-package design</title><description>Provided is a lead frame package with an expansion plane to minimize electrical parasitics introduced into the semiconductor chip's electrical system (e.g., power delivery system, signal loops, etc.). Also provided are methods for assembling such lead frame packages into various semiconductor packages. Generally, a lead frame package includes a down set die attach pad over an underlying bottom plate. Both the die attach pad and the bottom plate may be used as intermediary connections for either power or ground connections. As compared to conventional lead frame package having an intermediary connection, the lead frame packages of the present invention can provide for any combination of shorter wire bond lengths, more wire bond connections, improved power delivery system, or reduced amounts of electrical parasitics.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZNB3rShIzCvOzM9TKMhJzEtVSMsvUggIdAvQDwESCp5BugWJydmJ6akKKanFmel5PAysaYk5xam8UJqbQcHNNcTZQ7e0uCCxJDWvpDg-vSgRRBmYGxmaGhhYGhOhBABoYypP</recordid><startdate>20070508</startdate><enddate>20070508</enddate><creator>Leng, Allen Cheah Chong</creator><creator>Chet, Tan Ping</creator><scope>EFH</scope></search><sort><creationdate>20070508</creationdate><title>Expansion plane for PQFP/TQFP IR-package design</title><author>Leng, Allen Cheah Chong ; Chet, Tan Ping</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_072150093</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Leng, Allen Cheah Chong</creatorcontrib><creatorcontrib>Chet, Tan Ping</creatorcontrib><creatorcontrib>Altera Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Leng, Allen Cheah Chong</au><au>Chet, Tan Ping</au><aucorp>Altera Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Expansion plane for PQFP/TQFP IR-package design</title><date>2007-05-08</date><risdate>2007</risdate><abstract>Provided is a lead frame package with an expansion plane to minimize electrical parasitics introduced into the semiconductor chip's electrical system (e.g., power delivery system, signal loops, etc.). Also provided are methods for assembling such lead frame packages into various semiconductor packages. Generally, a lead frame package includes a down set die attach pad over an underlying bottom plate. Both the die attach pad and the bottom plate may be used as intermediary connections for either power or ground connections. As compared to conventional lead frame package having an intermediary connection, the lead frame packages of the present invention can provide for any combination of shorter wire bond lengths, more wire bond connections, improved power delivery system, or reduced amounts of electrical parasitics.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07215009
source USPTO Issued Patents
title Expansion plane for PQFP/TQFP IR-package design
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T13%3A39%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Leng,%20Allen%20Cheah%20Chong&rft.aucorp=Altera%20Corporation&rft.date=2007-05-08&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07215009%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true