Fabrication of stacked dielectric layer for suppressing electrostatic charge buildup

A method of fabricating a stacked dielectric layer for suppressing electrostatic charge buildup. First, a substrate having metal layers thereon is provided, with a plurality of gaps formed therebetween. Next, a dielectric layer is formed by simultaneous deposition and ion-bombardment, such that the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Teh, Chai-Tak, Yu, Min-Nin, Yang, Gary, Chen, Han-Chung, Jing, Yuan-Shin, Lin, Jian-Liang, Jao, Jui-Feng
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Teh, Chai-Tak
Yu, Min-Nin
Yang, Gary
Chen, Han-Chung
Jing, Yuan-Shin
Lin, Jian-Liang
Jao, Jui-Feng
description A method of fabricating a stacked dielectric layer for suppressing electrostatic charge buildup. First, a substrate having metal layers thereon is provided, with a plurality of gaps formed therebetween. Next, a dielectric layer is formed by simultaneous deposition and ion-bombardment, such that the dielectric layer covers the bottom dielectric liner and fills the gaps. Finally, a top dielectric liner is formed on the dielectric layer by deposition without ion-bombardment. Furthermore, the present invention provides another method to fabricate a stacked dielectric layer by performing a plasma treatment on the dielectric layer to suppress electrostatic charge buildup. As a result, the above-mentioned methods can efficiently avoid metal extrusion issues.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07205209</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07205209</sourcerecordid><originalsourceid>FETCH-uspatents_grants_072052093</originalsourceid><addsrcrecordid>eNqNyjEKAjEQQNFtLES9w1xACCsi1uLiAbaX2WQSgyEJM5PC2xvRA1j94r_1ME-4cLSosWQoHkTRPsmBi5TIal-Q8EUMvjBIq5VJJOYA3126127sAzkQLC0m1-p2WHlMQrtfNwNM1_ly2zepqJRV7oHxE3MazXE058Mf5A2kkzpl</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Fabrication of stacked dielectric layer for suppressing electrostatic charge buildup</title><source>USPTO Issued Patents</source><creator>Teh, Chai-Tak ; Yu, Min-Nin ; Yang, Gary ; Chen, Han-Chung ; Jing, Yuan-Shin ; Lin, Jian-Liang ; Jao, Jui-Feng</creator><creatorcontrib>Teh, Chai-Tak ; Yu, Min-Nin ; Yang, Gary ; Chen, Han-Chung ; Jing, Yuan-Shin ; Lin, Jian-Liang ; Jao, Jui-Feng ; Taiwan Semiconductor Manufacturing Co., Ltd</creatorcontrib><description>A method of fabricating a stacked dielectric layer for suppressing electrostatic charge buildup. First, a substrate having metal layers thereon is provided, with a plurality of gaps formed therebetween. Next, a dielectric layer is formed by simultaneous deposition and ion-bombardment, such that the dielectric layer covers the bottom dielectric liner and fills the gaps. Finally, a top dielectric liner is formed on the dielectric layer by deposition without ion-bombardment. Furthermore, the present invention provides another method to fabricate a stacked dielectric layer by performing a plasma treatment on the dielectric layer to suppress electrostatic charge buildup. As a result, the above-mentioned methods can efficiently avoid metal extrusion issues.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7205209$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,777,799,882,64018</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7205209$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Teh, Chai-Tak</creatorcontrib><creatorcontrib>Yu, Min-Nin</creatorcontrib><creatorcontrib>Yang, Gary</creatorcontrib><creatorcontrib>Chen, Han-Chung</creatorcontrib><creatorcontrib>Jing, Yuan-Shin</creatorcontrib><creatorcontrib>Lin, Jian-Liang</creatorcontrib><creatorcontrib>Jao, Jui-Feng</creatorcontrib><creatorcontrib>Taiwan Semiconductor Manufacturing Co., Ltd</creatorcontrib><title>Fabrication of stacked dielectric layer for suppressing electrostatic charge buildup</title><description>A method of fabricating a stacked dielectric layer for suppressing electrostatic charge buildup. First, a substrate having metal layers thereon is provided, with a plurality of gaps formed therebetween. Next, a dielectric layer is formed by simultaneous deposition and ion-bombardment, such that the dielectric layer covers the bottom dielectric liner and fills the gaps. Finally, a top dielectric liner is formed on the dielectric layer by deposition without ion-bombardment. Furthermore, the present invention provides another method to fabricate a stacked dielectric layer by performing a plasma treatment on the dielectric layer to suppress electrostatic charge buildup. As a result, the above-mentioned methods can efficiently avoid metal extrusion issues.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNyjEKAjEQQNFtLES9w1xACCsi1uLiAbaX2WQSgyEJM5PC2xvRA1j94r_1ME-4cLSosWQoHkTRPsmBi5TIal-Q8EUMvjBIq5VJJOYA3126127sAzkQLC0m1-p2WHlMQrtfNwNM1_ly2zepqJRV7oHxE3MazXE058Mf5A2kkzpl</recordid><startdate>20070417</startdate><enddate>20070417</enddate><creator>Teh, Chai-Tak</creator><creator>Yu, Min-Nin</creator><creator>Yang, Gary</creator><creator>Chen, Han-Chung</creator><creator>Jing, Yuan-Shin</creator><creator>Lin, Jian-Liang</creator><creator>Jao, Jui-Feng</creator><scope>EFH</scope></search><sort><creationdate>20070417</creationdate><title>Fabrication of stacked dielectric layer for suppressing electrostatic charge buildup</title><author>Teh, Chai-Tak ; Yu, Min-Nin ; Yang, Gary ; Chen, Han-Chung ; Jing, Yuan-Shin ; Lin, Jian-Liang ; Jao, Jui-Feng</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_072052093</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Teh, Chai-Tak</creatorcontrib><creatorcontrib>Yu, Min-Nin</creatorcontrib><creatorcontrib>Yang, Gary</creatorcontrib><creatorcontrib>Chen, Han-Chung</creatorcontrib><creatorcontrib>Jing, Yuan-Shin</creatorcontrib><creatorcontrib>Lin, Jian-Liang</creatorcontrib><creatorcontrib>Jao, Jui-Feng</creatorcontrib><creatorcontrib>Taiwan Semiconductor Manufacturing Co., Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Teh, Chai-Tak</au><au>Yu, Min-Nin</au><au>Yang, Gary</au><au>Chen, Han-Chung</au><au>Jing, Yuan-Shin</au><au>Lin, Jian-Liang</au><au>Jao, Jui-Feng</au><aucorp>Taiwan Semiconductor Manufacturing Co., Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Fabrication of stacked dielectric layer for suppressing electrostatic charge buildup</title><date>2007-04-17</date><risdate>2007</risdate><abstract>A method of fabricating a stacked dielectric layer for suppressing electrostatic charge buildup. First, a substrate having metal layers thereon is provided, with a plurality of gaps formed therebetween. Next, a dielectric layer is formed by simultaneous deposition and ion-bombardment, such that the dielectric layer covers the bottom dielectric liner and fills the gaps. Finally, a top dielectric liner is formed on the dielectric layer by deposition without ion-bombardment. Furthermore, the present invention provides another method to fabricate a stacked dielectric layer by performing a plasma treatment on the dielectric layer to suppress electrostatic charge buildup. As a result, the above-mentioned methods can efficiently avoid metal extrusion issues.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07205209
source USPTO Issued Patents
title Fabrication of stacked dielectric layer for suppressing electrostatic charge buildup
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T17%3A31%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Teh,%20Chai-Tak&rft.aucorp=Taiwan%20Semiconductor%20Manufacturing%20Co.,%20Ltd&rft.date=2007-04-17&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07205209%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true