Single mask MIM capacitor and resistor with in trench copper drift barrier

The formation of a MIM (metal insulator metal) capacitor and concurrent formation of a resistor is disclosed. A copper diffusion barrier is formed over a copper deposition that serves as a bottom electrode of the capacitor. The copper diffusion barrier mitigates unwanted diffusion of copper from the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Rao, Satyavolu Srinivas Papa, Crenshaw, Darius Lammont, Grunow, Stephan, Brennan, Kenneth D, Joshi, Somit, Leavy, Montray, Matz, Phillip D, Ajmera, Sameer Kumar, Solomentsev, Yuri E
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Rao, Satyavolu Srinivas Papa
Crenshaw, Darius Lammont
Grunow, Stephan
Brennan, Kenneth D
Joshi, Somit
Leavy, Montray
Matz, Phillip D
Ajmera, Sameer Kumar
Solomentsev, Yuri E
description The formation of a MIM (metal insulator metal) capacitor and concurrent formation of a resistor is disclosed. A copper diffusion barrier is formed over a copper deposition that serves as a bottom electrode of the capacitor. The copper diffusion barrier mitigates unwanted diffusion of copper from the copper deposition, and is formed via electro-less deposition such that little to none of the barrier material is deposited at locations other than over a top surface of the deposition of copper/bottom electrode. Subsequently, layers of dielectric and conductive materials are applied to form a dielectric and top electrode of the MIM capacitor, respectively, where the layer of conductive top electrode material also functions to concurrently develop the resistor on the same chip as the capacitor.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07189615</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07189615</sourcerecordid><originalsourceid>FETCH-uspatents_grants_071896153</originalsourceid><addsrcrecordid>eNqNyk0KwkAMhuHZuBD1Dt8FBIv4txZFha50L3GatsE6HZKI15eCB3D18MI7DperpKZjvMieKM8lImWK4r2CUgVlExviI95CElw5xRaxz5kVlUrteJCqsE7DqKbOePZzEnA83Pan-dsyOSe3e6M0sNgU2926WC3_WL6T2zV-</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Single mask MIM capacitor and resistor with in trench copper drift barrier</title><source>USPTO Issued Patents</source><creator>Rao, Satyavolu Srinivas Papa ; Crenshaw, Darius Lammont ; Grunow, Stephan ; Brennan, Kenneth D ; Joshi, Somit ; Leavy, Montray ; Matz, Phillip D ; Ajmera, Sameer Kumar ; Solomentsev, Yuri E</creator><creatorcontrib>Rao, Satyavolu Srinivas Papa ; Crenshaw, Darius Lammont ; Grunow, Stephan ; Brennan, Kenneth D ; Joshi, Somit ; Leavy, Montray ; Matz, Phillip D ; Ajmera, Sameer Kumar ; Solomentsev, Yuri E ; Texas Instruments Incorporated</creatorcontrib><description>The formation of a MIM (metal insulator metal) capacitor and concurrent formation of a resistor is disclosed. A copper diffusion barrier is formed over a copper deposition that serves as a bottom electrode of the capacitor. The copper diffusion barrier mitigates unwanted diffusion of copper from the copper deposition, and is formed via electro-less deposition such that little to none of the barrier material is deposited at locations other than over a top surface of the deposition of copper/bottom electrode. Subsequently, layers of dielectric and conductive materials are applied to form a dielectric and top electrode of the MIM capacitor, respectively, where the layer of conductive top electrode material also functions to concurrently develop the resistor on the same chip as the capacitor.</description><language>eng</language><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7189615$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7189615$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Rao, Satyavolu Srinivas Papa</creatorcontrib><creatorcontrib>Crenshaw, Darius Lammont</creatorcontrib><creatorcontrib>Grunow, Stephan</creatorcontrib><creatorcontrib>Brennan, Kenneth D</creatorcontrib><creatorcontrib>Joshi, Somit</creatorcontrib><creatorcontrib>Leavy, Montray</creatorcontrib><creatorcontrib>Matz, Phillip D</creatorcontrib><creatorcontrib>Ajmera, Sameer Kumar</creatorcontrib><creatorcontrib>Solomentsev, Yuri E</creatorcontrib><creatorcontrib>Texas Instruments Incorporated</creatorcontrib><title>Single mask MIM capacitor and resistor with in trench copper drift barrier</title><description>The formation of a MIM (metal insulator metal) capacitor and concurrent formation of a resistor is disclosed. A copper diffusion barrier is formed over a copper deposition that serves as a bottom electrode of the capacitor. The copper diffusion barrier mitigates unwanted diffusion of copper from the copper deposition, and is formed via electro-less deposition such that little to none of the barrier material is deposited at locations other than over a top surface of the deposition of copper/bottom electrode. Subsequently, layers of dielectric and conductive materials are applied to form a dielectric and top electrode of the MIM capacitor, respectively, where the layer of conductive top electrode material also functions to concurrently develop the resistor on the same chip as the capacitor.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNyk0KwkAMhuHZuBD1Dt8FBIv4txZFha50L3GatsE6HZKI15eCB3D18MI7DperpKZjvMieKM8lImWK4r2CUgVlExviI95CElw5xRaxz5kVlUrteJCqsE7DqKbOePZzEnA83Pan-dsyOSe3e6M0sNgU2926WC3_WL6T2zV-</recordid><startdate>20070313</startdate><enddate>20070313</enddate><creator>Rao, Satyavolu Srinivas Papa</creator><creator>Crenshaw, Darius Lammont</creator><creator>Grunow, Stephan</creator><creator>Brennan, Kenneth D</creator><creator>Joshi, Somit</creator><creator>Leavy, Montray</creator><creator>Matz, Phillip D</creator><creator>Ajmera, Sameer Kumar</creator><creator>Solomentsev, Yuri E</creator><scope>EFH</scope></search><sort><creationdate>20070313</creationdate><title>Single mask MIM capacitor and resistor with in trench copper drift barrier</title><author>Rao, Satyavolu Srinivas Papa ; Crenshaw, Darius Lammont ; Grunow, Stephan ; Brennan, Kenneth D ; Joshi, Somit ; Leavy, Montray ; Matz, Phillip D ; Ajmera, Sameer Kumar ; Solomentsev, Yuri E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_071896153</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Rao, Satyavolu Srinivas Papa</creatorcontrib><creatorcontrib>Crenshaw, Darius Lammont</creatorcontrib><creatorcontrib>Grunow, Stephan</creatorcontrib><creatorcontrib>Brennan, Kenneth D</creatorcontrib><creatorcontrib>Joshi, Somit</creatorcontrib><creatorcontrib>Leavy, Montray</creatorcontrib><creatorcontrib>Matz, Phillip D</creatorcontrib><creatorcontrib>Ajmera, Sameer Kumar</creatorcontrib><creatorcontrib>Solomentsev, Yuri E</creatorcontrib><creatorcontrib>Texas Instruments Incorporated</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Rao, Satyavolu Srinivas Papa</au><au>Crenshaw, Darius Lammont</au><au>Grunow, Stephan</au><au>Brennan, Kenneth D</au><au>Joshi, Somit</au><au>Leavy, Montray</au><au>Matz, Phillip D</au><au>Ajmera, Sameer Kumar</au><au>Solomentsev, Yuri E</au><aucorp>Texas Instruments Incorporated</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Single mask MIM capacitor and resistor with in trench copper drift barrier</title><date>2007-03-13</date><risdate>2007</risdate><abstract>The formation of a MIM (metal insulator metal) capacitor and concurrent formation of a resistor is disclosed. A copper diffusion barrier is formed over a copper deposition that serves as a bottom electrode of the capacitor. The copper diffusion barrier mitigates unwanted diffusion of copper from the copper deposition, and is formed via electro-less deposition such that little to none of the barrier material is deposited at locations other than over a top surface of the deposition of copper/bottom electrode. Subsequently, layers of dielectric and conductive materials are applied to form a dielectric and top electrode of the MIM capacitor, respectively, where the layer of conductive top electrode material also functions to concurrently develop the resistor on the same chip as the capacitor.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07189615
source USPTO Issued Patents
title Single mask MIM capacitor and resistor with in trench copper drift barrier
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T06%3A54%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Rao,%20Satyavolu%20Srinivas%20Papa&rft.aucorp=Texas%20Instruments%20Incorporated&rft.date=2007-03-13&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07189615%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true