System and method for process load balancing in a multi-processor environment

System and method for process load balancing in a multi-processor environment

A load balancing mechanism and technique that monitors a memory interface associated with a processor resource in a processor pool associated with at least one node of a computer network. The monitoring determines the actual load activity executed by the processor during a specified period of time....

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Hilla, Stephen C, Potter, Kenneth H
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Hilla, Stephen C
Potter, Kenneth H
description A load balancing mechanism and technique that monitors a memory interface associated with a processor resource in a processor pool associated with at least one node of a computer network. The monitoring determines the actual load activity executed by the processor during a specified period of time. The mechanism comprises a hardware access monitor configured to determine the true activity of each processor resource. The access monitor tracks certain memory requests over the memory interface and stores the requests in a counter assigned to each processor. The access monitor then collects statistics from each processor resource of the pool and provides those statistics to a central load balancing resource for use when determining assignment of loads (tasks) to the various processor resources.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07155722</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07155722</sourcerecordid><originalsourceid>FETCH-uspatents_grants_071557223</originalsourceid><addsrcrecordid>eNrjZPANriwuSc1VSMxLUchNLcnIT1FIyy9SKCjKT04tLlbIyU9MUUhKzEnMS87MS1fIzFNIVMgtzSnJ1IWqAKpNzSvLLMrPy03NK-FhYE1LzClO5YXS3AwKbq4hzh66pcUFiSVABcXx6UWJIMrA3NDU1NzIyJgIJQCdlzc_</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for process load balancing in a multi-processor environment</title><source>USPTO Issued Patents</source><creator>Hilla, Stephen C ; Potter, Kenneth H</creator><creatorcontrib>Hilla, Stephen C ; Potter, Kenneth H ; Cisco Technology, Inc</creatorcontrib><description>A load balancing mechanism and technique that monitors a memory interface associated with a processor resource in a processor pool associated with at least one node of a computer network. The monitoring determines the actual load activity executed by the processor during a specified period of time. The mechanism comprises a hardware access monitor configured to determine the true activity of each processor resource. The access monitor tracks certain memory requests over the memory interface and stores the requests in a counter assigned to each processor. The access monitor then collects statistics from each processor resource of the pool and provides those statistics to a central load balancing resource for use when determining assignment of loads (tasks) to the various processor resources.</description><language>eng</language><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7155722$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7155722$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Hilla, Stephen C</creatorcontrib><creatorcontrib>Potter, Kenneth H</creatorcontrib><creatorcontrib>Cisco Technology, Inc</creatorcontrib><title>System and method for process load balancing in a multi-processor environment</title><description>A load balancing mechanism and technique that monitors a memory interface associated with a processor resource in a processor pool associated with at least one node of a computer network. The monitoring determines the actual load activity executed by the processor during a specified period of time. The mechanism comprises a hardware access monitor configured to determine the true activity of each processor resource. The access monitor tracks certain memory requests over the memory interface and stores the requests in a counter assigned to each processor. The access monitor then collects statistics from each processor resource of the pool and provides those statistics to a central load balancing resource for use when determining assignment of loads (tasks) to the various processor resources.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZPANriwuSc1VSMxLUchNLcnIT1FIyy9SKCjKT04tLlbIyU9MUUhKzEnMS87MS1fIzFNIVMgtzSnJ1IWqAKpNzSvLLMrPy03NK-FhYE1LzClO5YXS3AwKbq4hzh66pcUFiSVABcXx6UWJIMrA3NDU1NzIyJgIJQCdlzc_</recordid><startdate>20061226</startdate><enddate>20061226</enddate><creator>Hilla, Stephen C</creator><creator>Potter, Kenneth H</creator><scope>EFH</scope></search><sort><creationdate>20061226</creationdate><title>System and method for process load balancing in a multi-processor environment</title><author>Hilla, Stephen C ; Potter, Kenneth H</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_071557223</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Hilla, Stephen C</creatorcontrib><creatorcontrib>Potter, Kenneth H</creatorcontrib><creatorcontrib>Cisco Technology, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hilla, Stephen C</au><au>Potter, Kenneth H</au><aucorp>Cisco Technology, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for process load balancing in a multi-processor environment</title><date>2006-12-26</date><risdate>2006</risdate><abstract>A load balancing mechanism and technique that monitors a memory interface associated with a processor resource in a processor pool associated with at least one node of a computer network. The monitoring determines the actual load activity executed by the processor during a specified period of time. The mechanism comprises a hardware access monitor configured to determine the true activity of each processor resource. The access monitor tracks certain memory requests over the memory interface and stores the requests in a counter assigned to each processor. The access monitor then collects statistics from each processor resource of the pool and provides those statistics to a central load balancing resource for use when determining assignment of loads (tasks) to the various processor resources.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07155722
source USPTO Issued Patents
title System and method for process load balancing in a multi-processor environment
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T20%3A41%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Hilla,%20Stephen%20C&rft.aucorp=Cisco%20Technology,%20Inc&rft.date=2006-12-26&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07155722%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true