Inter-queue ordering mechanism
A device for implementing transaction ordering enforcement between different queues of a computer system interconnect using an inter-queue ordering mechanism. The device includes first and second circular queues and input and output counters. The queues have an ordering dependency requirement betwee...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Dastidar, Jaideep Hensley, Ryan J Ruhovets, Michael Lam, An H |
description | A device for implementing transaction ordering enforcement between different queues of a computer system interconnect using an inter-queue ordering mechanism. The device includes first and second circular queues and input and output counters. The queues have an ordering dependency requirement between them such that entries in the second queue are not allowed to pass entries in the first queue. One requirement is that an entry in the second queue cannot be dequeued before an entry that was placed earlier in the first queue is dequeued. Another requirement is that an entry in the second queue cannot be dequeued before an entry that was placed earlier in the first queue is dequeued and then acknowledged as completed. The input and the output counters increment whenever an entry is enqueued to or dequeued from the first queue, respectively. The device may be implemented PCI and PCI-X systems or other interconnect systems. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07139859</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07139859</sourcerecordid><originalsourceid>FETCH-uspatents_grants_071398593</originalsourceid><addsrcrecordid>eNrjZJDzzCtJLdItLE0tTVXIL0pJLcrMS1fITU3OSMzLLM7lYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDc0NjSwtTSmAglAO7JJao</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Inter-queue ordering mechanism</title><source>USPTO Issued Patents</source><creator>Dastidar, Jaideep ; Hensley, Ryan J ; Ruhovets, Michael ; Lam, An H</creator><creatorcontrib>Dastidar, Jaideep ; Hensley, Ryan J ; Ruhovets, Michael ; Lam, An H ; Hewlett-Packard Development Company, L.P</creatorcontrib><description>A device for implementing transaction ordering enforcement between different queues of a computer system interconnect using an inter-queue ordering mechanism. The device includes first and second circular queues and input and output counters. The queues have an ordering dependency requirement between them such that entries in the second queue are not allowed to pass entries in the first queue. One requirement is that an entry in the second queue cannot be dequeued before an entry that was placed earlier in the first queue is dequeued. Another requirement is that an entry in the second queue cannot be dequeued before an entry that was placed earlier in the first queue is dequeued and then acknowledged as completed. The input and the output counters increment whenever an entry is enqueued to or dequeued from the first queue, respectively. The device may be implemented PCI and PCI-X systems or other interconnect systems.</description><language>eng</language><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7139859$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7139859$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Dastidar, Jaideep</creatorcontrib><creatorcontrib>Hensley, Ryan J</creatorcontrib><creatorcontrib>Ruhovets, Michael</creatorcontrib><creatorcontrib>Lam, An H</creatorcontrib><creatorcontrib>Hewlett-Packard Development Company, L.P</creatorcontrib><title>Inter-queue ordering mechanism</title><description>A device for implementing transaction ordering enforcement between different queues of a computer system interconnect using an inter-queue ordering mechanism. The device includes first and second circular queues and input and output counters. The queues have an ordering dependency requirement between them such that entries in the second queue are not allowed to pass entries in the first queue. One requirement is that an entry in the second queue cannot be dequeued before an entry that was placed earlier in the first queue is dequeued. Another requirement is that an entry in the second queue cannot be dequeued before an entry that was placed earlier in the first queue is dequeued and then acknowledged as completed. The input and the output counters increment whenever an entry is enqueued to or dequeued from the first queue, respectively. The device may be implemented PCI and PCI-X systems or other interconnect systems.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZJDzzCtJLdItLE0tTVXIL0pJLcrMS1fITU3OSMzLLM7lYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDc0NjSwtTSmAglAO7JJao</recordid><startdate>20061121</startdate><enddate>20061121</enddate><creator>Dastidar, Jaideep</creator><creator>Hensley, Ryan J</creator><creator>Ruhovets, Michael</creator><creator>Lam, An H</creator><scope>EFH</scope></search><sort><creationdate>20061121</creationdate><title>Inter-queue ordering mechanism</title><author>Dastidar, Jaideep ; Hensley, Ryan J ; Ruhovets, Michael ; Lam, An H</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_071398593</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Dastidar, Jaideep</creatorcontrib><creatorcontrib>Hensley, Ryan J</creatorcontrib><creatorcontrib>Ruhovets, Michael</creatorcontrib><creatorcontrib>Lam, An H</creatorcontrib><creatorcontrib>Hewlett-Packard Development Company, L.P</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Dastidar, Jaideep</au><au>Hensley, Ryan J</au><au>Ruhovets, Michael</au><au>Lam, An H</au><aucorp>Hewlett-Packard Development Company, L.P</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Inter-queue ordering mechanism</title><date>2006-11-21</date><risdate>2006</risdate><abstract>A device for implementing transaction ordering enforcement between different queues of a computer system interconnect using an inter-queue ordering mechanism. The device includes first and second circular queues and input and output counters. The queues have an ordering dependency requirement between them such that entries in the second queue are not allowed to pass entries in the first queue. One requirement is that an entry in the second queue cannot be dequeued before an entry that was placed earlier in the first queue is dequeued. Another requirement is that an entry in the second queue cannot be dequeued before an entry that was placed earlier in the first queue is dequeued and then acknowledged as completed. The input and the output counters increment whenever an entry is enqueued to or dequeued from the first queue, respectively. The device may be implemented PCI and PCI-X systems or other interconnect systems.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_07139859 |
source | USPTO Issued Patents |
title | Inter-queue ordering mechanism |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T14%3A14%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Dastidar,%20Jaideep&rft.aucorp=Hewlett-Packard%20Development%20Company,%20L.P&rft.date=2006-11-21&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07139859%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |